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As digiLal electronics hecolllC fasLcr and 111orc d[icicnL, it. bcco1ucs possible to move the 
aualog/ cligiLal iuLerface i11 a radar downconvcrsion sysLe111 further t owarcls l he antenna. 
Instead of cligiLizing radar echoes aL Lhe encl of Lhe down-convcrsio11 process. digital 
logic can perform Lhe same operations previously performed by analog components. 
Taking full advantage of Lhis opporLuniLy will resulL in a more highly inLegraLed and 
reconfigurable design. By removing unnecessary analog compone11Ls, Lhe error from 
component variability and noise injecLecl inLo Lhe signal of interest is reduced. Lhe size 
of the receiver and Lhe power required for operation is minimized. and Lhe overall cost 
of the system can be lowered. This research is focused on employing software defined 
radio concepts for weather observation, Lhus creating a low-cosL digital radar receiver aL 
the University of Oklahoma for use in radar projects as a way of obviaLing the need for 
commercial radar receivers, which can be many Limes more expensive. Soft ware-defined 
radio techniques, such as bandpass sampling, are used Lo achieve a high daLa processing 
bandwidth and over. ampling ratio with the smallesL logic resource utilization. 
Two novel digital r ceiver designs are discussed in this thesis. A proLotype compact 
single-channel digital radar receiver based on a 14-biL analog-to-digital conYerter and 
a hand-solderable Xilinx FPGA was builL and Lest.eel both in the laboratory and at the 
National Weather Radar Testbed (NWRT). Building on the lessons learned from Lesting 
the single-channel digital radar receiver, a second digita.1 receiver was designed for 
expanded capabilities. Through Lhe utilization of a low-power. simultaneous-sampling 
eighL channel ADC wiLh high-speed serial data links and a cost-efficient FPGA with 
in Legra Led DSP slices, eighL daLa channels can be digitized. processed and t ransfcrrect 
aL Lhe same Lime in a, compact form factor. An cLherneL interface has been included 
which ::tllows for a scalable control cl1aunel so Lha.L Lhc digital receiver's opcrntious can 
be quickly rnodified. This also makes it possible Lo remotely change the firn1,,·arc of the 
FPCA in SC'('Ollcls, wiLho11L the 11ccd for physical access. Dcvcloprnc11t of ltost cornputcr 
platJorn1s Lo store n11d pron'ss ('Helt digit,;.d rccciwr's out put d;.1(c1 arc c1lso di:,;cusscd. 
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CHAPTER 1: INTRODUCTION 
1.1 Digital Radar Receiver Design 
DigiLaJ radar receivers exhibiL many advauLages over analog radar receivers while 
also presenting many new challenges. In an analog radar receiver. all com pouenLs in Lhe 
design inLroduce additive noise and disLorLion. Each componenL musL also be physically 
implemented, requiring an exces:sive amounL of space for a complex design and inLro-
ducing problems from interference and power dissipation. In a digital receiver, afLer 
the returned intermediate frequency (IF) signal has been converted into digital form, 
degradation from component interconnections and any adjacent signal inLerference is 
eliminated in a well-de ·igned system. A significant improvemenL in signal-to-noise ra-
tio (S R) over analog receivers can be realized by Lransforming Lhe IF signal inLo the 
digital domain as quickly as possible after Lhe receive antenna Lhrough using these 
techniques. 
As a unique aspect of his research program, Lhe author has employed software 
defined radio (SOR) techniques for the design of the digiLal receiver modules that are 
devoted to environmental measurements. As described by Ivlitola [1]. Lhe receiver of a 
SOR uses an ADC Lo capture all of the channels of the software radio node. Then Lhe 
receiver extracts, downconverts, and demodulates Lhe channel waveform using software 
on a general purpose digital processor. SDRs iniLially began as a militar_v concept for 
compact radio communicaLion sysLems known as SpeakEasy [2]. These concepts have 
been recently adopted inLo commercial communicaLion applications [3]-[11]. and are 
quickly becoming the hea1-L of new cogniLive systems [12]-[14]. The utility of these 
concepts have however been unLouchecl by Lhe environmental radar community who 
ro11Linely make atmospheric measuremeuLs. This Lhesis focuses on Lhc creation of an 
SOR-based cligiLaJ receiver which can be applied Lo a wide array of radar systems clue to 
Lhe low power consumpLion, small form f;-1 Lor, and flexible m-chit ect urc of the design. 
l 
1.2 Design Approach 
The overall design approach for this research is as follows: 
• SelccL possible hardware components based 011 the design requirements. 
• Acquire evaluation mo lules of hardware Lo determine capabilities, prove core 
receiver functionality, idenLify critical design parameters. and define ancillary 
f uncLionali ty. 
• Create a schematic diagram to define the connection.· between components. 
• Place components and route connections to besL adhere Lo identified design pa-
rameters and manufacturer recommended layouL guidelines. 
• Fabricate and assemble cusLom printed circuit board. 
• Define the internal structure of Lhe Field-Programmable GaLe Array (FPGA) 
with very high-speed integrated circuits (VHSIC) hardware description language 
(VHDL) language. 
• Perform a behavioral simulation in Moclelsim to verify code design. 
• Use Xilinx tools to synthesize, translate, map, place and route. and program the 
design inLo the internal logic of the selected FPGA and attached non-volatile 
memory. 
• Verify successful end-Lo-encl operation of all functionality Lhrough simulated in-
lab and field LesLing. 
The remainder of Lhe thesis is organized as follows. Chapter 2 :u1alyzes design con-
sicleraLions applicable Lo boLh Lhe single and cight-chamwl receiver systems. including 
bandpass sampling, clock _jiUer effects, and met.a.st.able conditions. Chapter 3 details 
Uic single-channel digital receiver while Cha.pt.er 4 explains the cight-d1an11cl s>·stem 
design. Chapter 5 concl11des the thesis, explains the scope of the research. m1d de-
scribes Ll1c f11t.11rc work wl1ich might. he possible t.o improve t.hc design. Two rnodules 
2 
of VHDL source code have been incl11clecl. The code for Lh<' high-speed dcseriali½<'r 
module has bcc11 incl11clccl in Appc11dix A and is cxplaiued in Sec-tio11 4.2.1. The code 
which performs in-pha.'ie a,ud quaclraLure co111po11e11L mixing and low-pass decimation 
filtering on two input channels has been included in Appendix B. These two appendices 
LogeLher comprise approximately 1/l0Lh of Lhe code used in the eight-channel digital 
receiver design. 
3 
CHAPTER 2: DIGITAL RECEIVER DESIGN CONSIDERATIO S 
Many of Lhc digiLal receiver's clrnracLcrisLic pararncLcrs arc largely clcciclcd by the 
conversion process Lo Lhc digiLal domain. Because of Lhis, the choice of analog-Lo-
digiLal converLer (ADC) and design of associaLcd input signals and circuitry is critical 
Lo system performance. The following sections discuss high-level design consideraLions 
for both the analog-Lo-digital converter and the field-programmable gale array (FPGA) 
in order to achieve the best possible overall digiLal receiver specifications. 
2.1 Bandpass Sampling 
Both the single-channel and eight-channel digital receiver designs share a common 
method of analog to digital conversion known as bandpass sampling. Without Lhe need 
to precisely reconstruct the input signal, the digital receiver may sample aL less Lhan 
twice the input frequency, so long as the sampling rate still meets the Nyquist criteria 
for the bandwidth of the baseband input signal. With Lhis in mind, the bandpass 
sampling technique is a special form of undersampling which reduces resource utiliza-
tion and clock frequency requirements. Because of the tradeoff LhaL exists between 
an ADC's sampling rate and its overall performance, lowering the required sampling 
rate for a digital receiver has two primary effects: a slower, more precise ADC may be 
selected, and the dynamic power consumed by all logic when oscillating is reduced for 
the entire system. 
Some limiLations of Lhe bandpass sampling method exist due Lo the finite analog 
input bandwidth of Lhc analog to digital converter and Lhe increasingly stringent phase 
noise requirements for the analog sampling clock in order Lo maintain a high signa.1-to-
noisc raLio. A discussion of Lhe sampling clock limitations continues in Section 2.2. 
Figmc 1 shows Lhc method of bandpass sampling used Lo digitize the input signal. 
Herc Lhc inp11L signal spectrum is centered aL an iuLcnncdiaLc frcqucucy (IF) .ff F' and 
sampled al a frequency I~- For a given sampling frequency, this rnct.hod is vc1licl for 
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Figure 1: Bandpass Sampling Down-Conversion Block Diagram 
many IF frequencies as shown in Equation (1) . 
.fi F = Us/4) * (1 + 4n) n = 0, 1, 2, ... (1) 
For this digital receiver design, n was chosen to be 1. This places the input signal 
in the third Nyquist zone at f 1 p = 5/4 * fs, where after digitization it will become 
aliased so that it is centered at .f.5 /4. In order to generate the baseband in-phase (I) 
and quadrature (Q) signals, the digitized input signal is multiplied with sine and co-
sine signals at frequency .f.5 / 4. Generation of these signals can be simplified using 
Equations (2) and (3) so that trigonometric look-up tables need not be used. only a 
multiplexer and an inverter. Using this method thereby allows for faster throughput 
with less resource usage. 
sin(21r * .f.s/4 * t) = sin(21r * .f.s/4 * (n/.f.s)) = {O, 1, 0, -1, ... } 
cos(21r * .f.5 /4 * t,) = cos(21r * .f.s/4 * (n/.f.s)) = {1. 0, -1. 0 .... } 
(2) 
(3) 
Figure 2 shows the spect.rnm of the input signal as it travels through each st age 
of the digital receiver. The input signal is clefi11ed as being cent.creel at 50 I--11-Iz and 
liavi11g 5 Mlh of bandwidth. This produces .[11,, = SO I\'I1{7,_ with a sampling U:lle .f., = 
4/5* .[11,• = 40 MHz. After analog-Lo-digital conversion, the input signal's alias becomes 
s 
-50 MHz 




Fs = 40 MHz 
Figure 2: Frequency Flow Diagram Depicting Down-Conversion Process 
centered at f.s/ 4 = 10 MHz. The I and Q signal generation is accomplished through 
multiplication with a sine and cosine signal, producing two images - one centered at 
baseband and one centered at 20 MHz. The unwanted image is removed by digitally 
low-pass filtering, leaving only the desired baseband I and Q signals. 
While the input signal itself is undersampled, the bandwidth of the input signal is 
oversampled by a factor of fs/(2fmax) = 8. Here the bandwidth of the input signal is 
divided over the two I and Q signals, resulting in a maximum frequency of 2.5 rdHz. 
Because of this oversampling factor, the quanLizaLion noise produced bv the finite 
resolution of Lhc analog-Lo-digital converter is spread over a larger bandwidth which can 
be later filtered out and decimated Lo produce a :,ignal wiLh a higher S 1R tlrnn would 
have been produced by merely sampling the inpuL signal at the minimum required 
frequency. Equation (4) describes Lhe maximum theoretical SNR for an r-bit ADC 
assuming random quanLizaLion noise Lhat is uniformly distributed over one quantization 
sLep and a fnll-scale sinusoidal input [26]. 
SN R = 6.02r + 1.76 + 10 log (-ff.,) 
2. ma.r 
F'or a 14-liit ADC wit.Ii .f.s = 40 1lH;r, and f,,,,,_,. = 2.5 l\IHz. the 111axi111um lhcorcticcil 
G 
SNR is approxirnaLcly 95 dB, incl11cling an oversampling factor o[ 10 log(8) ;:::::; 9 dB. 
LabornLory nicasuremcnLs of Lhe digiLal receiver's SNR arc given laLcr in Llw thesis. 
2.2 Clock Jitter 
In bandpass under-sampling sysLems, Lhe effecL of apcrLurc 1mcerLainLy quickly be-
comes one of Lhc limiLing factors of the overall signal-Lo-noise ratio. Any jiLLer presenL 
in the ADC clock will be mixed with the input signal Lo degrade SN R performance 
[15, 25]. Furthermore, the effect of clock phase noise is directly rclaLed wiLh the inpuL 
frequency being sampled. The practical effect of clock jitLer on Lhe output signal from 
an ADC depends on Lhe characteristics of the jitter exhibited by the oscillaLor source. 
·wideband phase noise present in the oscillator will raise the noise floor of Lhe ouLput. 
while phase noise near the clock fundamental will spread out a single-Lone input signal 
across adjacent frequency bins [19]. 
Given the root-mean-square aperture uncertainly i.i, EquaLion (5) describes Lhe 
theoretical SNR limit, where fin is the analog inpuL frequency. 
SN R = -20 log(27r * .f;n * t.i) (5) 
Rearranging Equation (5) to solve for t.i results in Equation (6). the maximum rms 
clock jitter to achieve a specified theoretical SNR. 
10-;~" 
i=---
.7 27r * .f;,, 
(6) 
Figure 3 shows how clock jilter affecLs Lhe toLal SNR of an ADC with 72.5 dB SJ\R 
for a 52.5 MHz input signal. If /,.i =1 ps, Lhe maximum LheoreLica.l SNR of the sys-
Lem is reduced to 68.8 dB. With each do11bling of Lhc input frcqucncv. the maximum 
LheorcLical SNR is decreased by a further 6 dB. 
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Figure 3: Graph of Theoretical SNR Achieved vs Clock Jitter 
2.3 Metastability in Bistable Circuits 
All bistable logic circuits such as the flip-flop memory elements present. in FPG As 
are vulnerable to a condition known as metastability, as shown in Figure 4. This 
condition manifests as a binary decision which takes an unbounded amount of time 
to resolve due to input signal collisions [20]. More specifically. in any case where a 
flip-flop's setup or hold time is violated, the possibility for a metastable occurrence is 
created. Setup and hold time violations can occur when digit.al systems communicate 
asynchronously, so LhaL Lhe input signal is noL synchronized with the sample clock [21]. 
Flip-flops arc also more likely Lo become meLasLable when the device is operating at a 
higher temperature or a lower supply volt.age. Due to the lack of corrcla Lion bet ,,·ccn 
Lhc input. signal and sample clock, metastability can only be defined statistically as 
a mean Lime bet.ween failures ( 1.TBF'). The probability that. a flip-flop ,,·ill take T 
seconds Lo recover from a metastable condition is cxponc11tially rdat.ccl to the failure 
rate and inversely proportional Lo Lhc gain-handwidt,h of the posit ivc feedback s_ystem 
within the flip-flop [22]. Eqw1.Lion (7) defines the accepted rnct.liocl of cletcnni11ing the 
rnci-w l.iinc licLwl'cn failmcs for a device v11li1crahlc t.o nwt.c1.'itc1hility. where I,l i:-; the 
8 
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Figure 4: Bistable Device Experiencing a Metastable Condition 
length of time during which a meLasLable condition can occur, K2 is Lhe metastability 
recovery speed which is proportional to the gain-bandwidth product of Lhe device. Fl 
and F2 are the clock frequency and the average asynchronous data frequency, and T is 
the time allowed for metastable resolution in addition to the propagation delay [23]. 
e}(2*T 
MTBF=----
10 *Fl* F2 
(7) 
This equation assumes that the asynchronous input and the clock signal have no 
correlation so that the probability of a change on the input is randomly distributed 
across the period of the clock. To dramatically increase the l\lITBF. a second-order 
synchronization circuit such as the one shown in Figure 5 can be built so that the 
first flip-flop must be metastable for a long enough time thaL the metastable condition 
continues just until the setup and hold window on the second flip-flop. The chances 
of this occurring are much smaller. For example, a flip-flop may have a recovery rate 
K2 of 10 GHz, a setup and hold Lime of 0.36 ns, and a 160 r-IHz clock. with an asn1-
chronously switching input of 40 MHz. The amount of Lime allowed for meta.stability 
is the timing slack minus the ·etup and hold Lime. For 4 ns of Liming slack this be-
comes 4 ns - 0.36 ns = 3.64 ns. Using Equation (7), the r-ITBF is then calculated to 
he approximately 88.5 years. Using an aclcliLionaJ flip-flop ;:i,pplics a second factor of 
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Figure 5: Second-order Synchronizer 
Asynchronous inputs commonly occur when a logic element being driven wiLh a 
clock of frequency f 1 and phase ¢1 has its outpuL connected Lo a logic element being 
driven with a clock of frequency h and phase ¢2 , where .f1 and h are either non-
harmonically related or are related, but with a phase offset. In these cases. the phase 
relationship between the clock domains can potentially cause a metastable event in 
the second logic element. Using a synchronizer will ensure that the output of the 
final flip flop is almost never metastable, but the time required for Lhe signal from 
an unrelated clock domain to propagate through the synchronizer can vary by one 
clock cycle depending on the precise order of signal arrival. If two synchronizers are 
constructed and driven with the same asynchronous input, slight differences in path 
lengths to and within each synchronizer could cause one synchronizer to activate a 
cycle before the other. Because of this uncertainty, synchronizers should be used only 
as notifications in a handshaking protocol between clock domains which communicate 
the current status of the data to be transferred. For example. when transferring a, data 
bus, a flag named drda_valid could originate from the sending domain to signal when 
Lhe bus is stable and wait unLil a flag named dafa_ack is received from the destination 
domain before changing Lhe bus. One synchronizer is needed for each flag. but the 
daLa bus is guaranteed Lo be stable while dnfa_valid is active and datn_ack is iuactiw. 
While such protocols incm overhead cycles Lo cornplct.c a data transfer which ma\ 
over-constrain Lhe design, t.he inevitable result. will he daJa c01Tuption \\"hen their 11:-;c 
is needed but. not utilized. In sumrnary, the second-order synclirouizcr is used in the 
digital rC'ccivcr design to cns11rc high dat.::-1 r<'lic1hility wlicu crossing dock domai11s. 
I 0 
CHAPTER 3: SINGLE-CHANNEL RECEIVER DESIGN 
This chapLcr discusses Lhc design of Lhe single-channel digital radar receiver. Scc·Lion 31 
details the hardware design of the digital receiver, SecLion 3.2 covers the firrnwmC' and 
software clements of the design, and finally SecLion 3.3 includes some experimental 
results obtained from the digital receiver. 
3.1 Hardware Design 
The single-channel digital receiver has several design constraints: 
• The receiver must digitize a 50 MHz-centered IF with a bandwidth of 5 MHz. 
• The receiver must accept an 80 TvIHz reference clock, from which all other clocks 
that drive synchronous data generation logic must be derived. 
• The receiver must accept a TTL-level (0 to 5 V) system trigger. 
• All components used in the design must be hand-solderable. No ball-grid array 
packages, no-lead packages, or packages with small lead spacings can be placed 
on the PCB. Resistor and capacitor packages smaller than 0805 (approximately 
80 mils by 50 mils) cannot be used. 
• The output connector must be a SCSI-type VHDCI connector in order Lo interface 
with the hosL computer's cligiLal I/O ca.rel. 
• The final PCB design m11sL be as compact and lightweight as possible. 
• To maintain a low fabrication cosL, Lhe PCB desig11 should req11irc no more than 
fo11r Lot.al layers. 
• Tl1c hosl. comp11Lcr 11111st be able to store a.II data produced by the PCB to the 
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Figure 6: Single-Channel Digital Receiver Interface Diagram 
The digital receiver design consists of two major subcomponents, as shown in the 
interface diagram in Figure 6. These components and other hardware aspects of the 
design will be discussed in detail in the following subsections. 
3.1.1 Analog-to-Digital Converter 
The first component is an Analog Devices AD9244 ADC. This ADC typically uses 
only 350 mW of power. The AD9244 also exhibits excellent bandpass sampling char-
acteristics at the intermediate frequency of 50 MHz: 73 clBc SINAD (11.9 ENOB). 
73.5 dBc SNR, and 86 dBc SFDR. The maximum input signal able to be digitized is 
2 V pp, which corresponds to an input power of 10 dBm when loaded with 50 n. through 
Equation (8). In order Lo mainL8.in the specified SNR, therms clock _jitter must be le:-;s 
Lhan 673 fs according Lo Equation (6). 
'~~Jl.< j 
?(dBm)= 10 log 5o n 
lmW 
(8) 
The signal input, lo Llic ADC was chosc'n to provide I.he he:-;( noi:-;e pcrfonrnrncc po:-;-
sihlc while providing dccLrical isolc1Lion and AC-coupling I hrcrnglt Ilic l:.l trnn:-;fornwr. 
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Figure 7: Single-Channel Digital Receiver ADC Differential Input Connec-
tions 
trace with a nominal common-mode voltage of 2.5 V. The differential mode of signal 
distribution provides excellent power supply isolation, common mode noise rejection. 
and crosstalk immunity due to the inherent voltage reference and signal return path 
[28]. 
The digital output interface of the AD9244 is a parallel bus, as shown in Figure 8. 
The logic level depends on the digital supply voltage, which can be between 2.7 V and 
5.25 V. The output bus includes an out-of-range OTR signal which is asserted when 
the input signal exceeds the ADC conversion window of 2 V,,,,. It is important to know 
when the conversion window has been exceeded because the out-of-range recovery time 
to re-acquire the analog input signal is 1-2 clock cycles. during which time the ADC"s 
011tpuL is invalid. 
3.1.2 Field-Programmable Gate Array 
The second component is a Xilinx Spart.an 3E XC3S250E FPGA. This FPGA holds 
all of the digital processing logic and controls all th<' other circuitr~· on the printed 
circuit. hoard. The XC.3S250E is logic-optimized with 250.000 system gcites aud was 
chosen bcca11sc it has the liigl1cst. logic density available for a lrnn<l-soldernhlc package. 
The PPCA is :wailalilc i11 n 100-pin, 144-pin. or 208-pin quad iln(-pack (QFP). Tlw 
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Figure 8: Single-Channel Digital Receiver ADC Parallel Output Connec-
tions 
Figure 9: Hand-soldered 100-pin FPGA Package on a Prototype Printed 
Circuit Board 
The higher pin count packages have more 1/0 pins available for designs that reqmre 
many connections outside of the FPGA. The QFP package also facilitates using fewer 
layers Lhan would be required for a package with a higher pin counL or a non-hand-
solderable package such as a ball-grid array. These denser packages require more layers 
Lo compleLely rouLe all needed pins. 
Figure 10 deLails Lhe number and ordering of layers and the spacing bet ween lawn, 
for Lhe single-channel receiver design. Signals beLween components are routed on the 
two 011Ler layers while Lhc inner layers arc used for low-impedance power and ground 
planes. 
D11c Lo Ll1e ueccl for isol;tLccl analog and digit.al grounds as well as three cliffcrC'nt 
s11pply volt.ages, Lhcsc planes nn1st, be split in orclC'r to reach ;-ill the connections that 
rcq11in' each supply. Figure J 1 shows l1ow t.liis split. is i:-lCTomplishccl for the thrc<' power 
supplies. Tlw PPCA rcquir<'S 2.5 V i1Jtcrnally a.s; W('ll a.s; 3.3 V for tllc i11p11t and output 
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Top Layer -
Split Ground Plane -
Split Power Plane -
Bottom Layer -
Total Height (62mil) 
~----Var:+--+ Prepreg [8. ?mil) 
Core [39mil) 
Figure 10: Single-Channel Digital Receiver Printed Circuit Board Layer 
Stack-up 
Figure 11: Single-Channel Digital Receiver Printed Circuit Board Split 
Power Plane Layer 
buffer drivers Lo communicate with Lhe surrounding logic. 5 V is used for the ADC-s 
analog supply voltage as well as the voltage regulators which produce Uw 3.3 V and 
2.5 V voltage sources. 
The FPCA also fcatmes 12 integrated multipliers along with 216 kbil of block 
nAM and 38 kbit. of distrih11Led RAM. Tliesc multipliers arc suit.able for implementing 
high-speed digiUtl filters which can operate near Lhc 1naxirnurn dock speed of the 
device bccrn1sc of their prc-opLin1 i7.cd harclw;-nc slrnct ure. Building a mull iplicr out 
of Lhf' disLrilJ11Led logic of the FPCA wo11lcl result in a lower maximum dock :-;p('Ccl 
d1H' to tl1c m11ILiplicr h<'i11g Lr;-1.11slatcd i11(0 !hc general logic of !he FPCA. mt her than 
c11sL01n-dcsigncd rr111lt iplicr hardware and sho11ltl ( hcrcforc he Hvoidcd. The f1nnarc 
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Figure 12: Single-Channel Digital Receiver FPGA Floorplan Utilization 
logic utilization for the XC3S250E is shown in Figure 12. The light blue squares 
represent a configurable logic block (CLB), hardware multiplier, or block RAl\I being 
used in the design. Logic placement within the FPGA is controlled bY the Xilinx 
software through user-programmed timing constraints. 
Clock distribution is handled by the FPGA. where the 80 l\IHz reference clock is 
used to synchronize the internal logic. The 40 MHz sampling clock is also generated 
from the reference clock using a digital clock manager (DCl\I) inside the FPGA in 
order Lo maintain the coherency of the entire receiver. 
The firmware for the FPGA may be loaded from a .]TAG interface after power-up 
or stored more permanently in an on-board PROl\f chip. The PROl\1 flash used is 
a 4 Mb Xilinx Platform Flash XCF04S in R thin shrink small outline package. The 
XC3S250E rcq11ircs 1.322 kb of memory for each firmware image. so three complete 
firrnwarr images co1ild be stored i11 the XCF04S to reconfigure the FPGA a,s desired. 
3.1.3 Host Computer 
Oner t ltr inp1ll signal h,1s been digitihcd, 1nixcd into in-plrnsr ,rnd q11ndrat lllT com-
po11e11ts. and filtered. the data is trcrns111ittcd from 1hr c11slorn printed circuit hoard 
to a host cou1p11tcr which contains a Nat.ional lnstrurncnts PClc'-G5;H dip,itnl I/O cnrd 
I G 
Figure 13: Single-Channel Digital Receiver Prototype Setup During Field 
Testing 
to acquire the data. The host computer is a small form factor computer containing a 
RAID hard drive array to store the processed data from the digital receiver. As can be 
seen in Figure 13, Lhe small size of Lhe computer and digital receiver make the entire 
system exLremely portable and can be transported and set up in minutes. 
3.1.4 Hardware Development 
The single-channel digital receiver proceeded through several stages of dewlopment 
before complcLion to aid debugging and to evaJmtte the effect of design clrnnges ,,·ith 
ca,ch iLerntion. I-fardwarc t esLing began with two separate evaluat.ion modules for the 
amtlog-Lo-digital converter and FPCA. Tl1c dcsig11 wa.'> broken clow11 into two s11bmod-
11les. 011c for t.ltc ADC and its associated circ11itry and one for the FPCA and its associ-
;-1ted circ11itry. Fiµ;mc 14 shows the fabricatC'cl suhrnodulcs. Encl, of these submodules 
is backwards-compat ibk with t Ii<' <'wiluat ion hoards so they 1na_y he i11tcrcltanp;ccl frcd_y 
to test d<'siµ;11 clt;-111µ;cs. 
rollowinµ; t lie vnificnt ion of f11nct io11alit_y for t lie ( wo s1ilrn1oclulcs. ( h<' design """·" 
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Figure 14: Fabricated and Assembled Separable ADC and FPGA Digital 
Receiver Submodules 
quickly combined into a single PCB. Figure 15 shows the final circuit board layout for 
the combined digital receiver. The submodules functioned as expected so that minimal 
changes had to be made to the final design, accelerating the integration phase of the 
project. In total, combining the two submodules into one design required onh· one 
week of preparation until the layout was ready Lo be fabricated following the careful 
and diligent design work done for each submodule. The final single-channel fabricated 
and assembled design is shown in Figure 16. 
3.2 Software Design 
This sec Lion will cl iscuss Lhe method of operi:tt.ion for both the finmYan' loaded onto 
the FPCA and Lhe sofLwme running on the host computer. 
3.2.1 FPGA Firmware Structure 
The fll<'Lhod of lrnndpass sc1rnpli11g wm; discussed in Sect ion 2.1. and is the primc1n· 
r1111clio11 of the FrC:/\. l'igme L7 shows the sig1rnl processing !low n:; the digiti7,cd lF 
sig,rnl proceeds l Ji ro11gli l lH' f'PC: /\ onl o l lie host co111p11 l er for st orng<'. 
Figure 15: Signal Layout of the Combined Single-Channel Digital Receiver 
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Figure 17: Functional Block Diagram of the Single-Channel Digital Receiver 
FPGA Firmware 
Directly after digital conversion, the parallel bus output word from the ADC is 
multiplied by digital sine and cosine signals at 10 MHz. The sampling raLe of 40 MHz 
allows these sine and cosine signals to be simplified into sequences of {O. 1. 0. -1} and 
{1, 0, -1, O}, respectively, so that digital multiplication is not required at all. Instead. 
as Figure 18 shows, a four-to-one multiplexer with a two's complement operation to 
invert the input data word on one of the inputs is all that is required. Furthermore. 
the two's complement operation can be activated at one-fourth of the input data rate. 
or 10 MHz, further enhancing power consumption and logic timing. 
After Lhe I and Q signals have been generated, they are both processed by a single 
low-pass filLer to remove the unwanted specLrum image centered at 20 l\IHz. This 
low-pass filLer also serves Lhe second purpose of pulse-match filtering the input signal 
so LhaL the signal-Lo-noise raLio is maximized. Briefly. if a signal is degraded with onh· 
Gaussian whiLe noise, a filter wiLh a frequency response that. is Lhe complex conjugate 
of Lhc LransmiLtecl radar pulse spectrum is the most. efficient at discriminating bet ween 
the noise and desired echoes [29]. Iu the case of this cligit.;--11 receiver design. the input 
spcct.rnrn is degraded uoL only with C,wssian white noise. lrnt. cdso with the u!lwantcd 
signal irnagc centered aL 20 i\Ill;,,,. A cotnprn111isc 11111st be fouud between filtering the 
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Figure 18: Bandpass Sampling Method of Simplification for I/Q Signal 
Generation 
maintain the highest signal-to-noise raLio possible. Finding the optimum filler response 
for this purpose, however, is left for f uLure work. The digital receiver's filter coefficients 
may easily be changed by loading a different firmware image Lhat has been synthesized 
with the desired coefficients, so that when a more optimum filler response is found it 
will be straightforward Lo integraLe Lhe respon ·e inLo Lhe digital receiver design. 
Figure 19 shows a low-pass filler response that was used to collect the test results 
shown in SecLion 3.3. The filter's cuLoff frequency was chosen to be the cquiYalcnt 
freq 11ency of Lhe pulse lcngLh. For Lhe phased array radar at the N\ \"RT. the pulse 
lengLh is 1..57 ,,.s which corresponds with a frcq11cncy of apprnxinrntel\ 637 kHz. Bc-
ca11se Lhe filter clecimaLcs the sampling rate by eight down to 5 l\IHz. sigmils \\'ith a 
frequency greater thau .f.,/2 = 2.5 l\IH;,, or normalized frcqucnc\ of 0.125 nrnst abo he 
removed or t.ltcy will become aliased back into t.he pa:,sbaud after decimation. This 
i nc-l11df's l he excess q11c111l i;,,at ion noise dist rilrn t eel t hro11gho11t the oversampled port iou 
of the spcctnun. The stop-hand a(tennation was choscu to lw tht' cl\nc1111ic r;mgc of 
(lw digital receiver, wl1icli is 74 dB. ens11ri11g tlrn( Hll_\' signals in the stop hc111d \\'ill lw 
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Figure 19: 128-tap Low-Pass Decimation Filter Response 
The system trigger, which is asserted at the beginning of a new transmit pulse and 
signals when a new radial of data begins, is also passed through the digilal receiver. 
This is done for two reasons. Figure 20 shows the long-scale time-domain activity 
of the system trigger at the WRT. It can be seen that the svstem trigger initially 
has an extremely sharp edge followed by a slow capacitive charge time. Figure 21 
shows a higher-resolution trace of the falling edge of the system trigger. The signal ha~ 
so much ringing that it overshoots the starti11g q11iescent high voltage. and ontains 
several smaller peaks which could ca11se false system trigger activations lo be sent. For 
this reason, the syst.ern trigger must be de-bounced before transmission to the host 
comp11ter. Based on this specific syst.em trigger. a recovery time of 5 /IS or longer 
should ensure correct. triggering functionality. 
A second rcr1,son lo ro11Lc Lhc system trigger through Lhc cligital rccciwr instead of 
directly Lo U1c host c-011tp11Lcr is t.o ctccounL for t.h<' sarnplc clelay of l lie cligit ell rccciwr 
itself. There exists 11 pipeli11c dclc1y for the logic of the ADC c1nd FP ,A lo process tlH' 
(hta sa.rnplcs. for the J\09244. llie pipeline delay is fixed al eight clock C\dcs. The 
pip<'li11e delc1y of the i11tcrnnl registers in the F'PGA n1ries "·ith tl1c precise structure. 
wl1ic-l1 i1wl11dcs t lH' delay int roduccd liy I lie deci11rnl ion filtn lo proc·<'ss the daln. The 
'2 
Figure 20: Falling Edge of the System Trigger at the NWRT 
"' ' 
Figure 21: Zoomed-in View of Figure 20 
sampling rate decimation that the filter performs must be taken into account for the 
final total delay. The single-channel digital receiver exhibits a total pipeline delay of 
26 cycles. Once this d lay has been established, it will noL change unless Lhe number 
of registers in the data path has been altered. 
A timing diagram is shown in Figure 22 to explain the relative signal transition 
scheme for the input and outpuL signals of Lhe FPGA. The s,vsLem trigger's analog 
waveform has been drawn Lo equivalent scale Lo show Lhe internal de-bouncing signal's 
response. IL can be seen LhaL Lhe reference clock of 80 1Hz is the same clock tlrnt is 
used for Lhc low-pass fill.er. The filter 11111st be clocked al 80 ~lH;,,; so that both the I and 
Q samples can be processed in om' 40 }-IHz clock cycle. The .JO ~IHz ADC sampling 
clock is phase-aligned wiLl1 the 80 ~JH;1, clock, and each data sample is 11pclated bet ween 
].-5 ns mid 7 ns after t.he rising edge. 
A fl.er filteriug ,rncl decimation. the ha,'iclrnnd l m1cl Q chlla ,,·orcls ,ir<' 011tp11t from 
t.111\ FPC:/\ ,ilong with H lO JH;,,; IQ srnnple clock and clll IQ select sig1rnl. Tlw IQ select 
sigrn,I d1'tcrn1i1ws wl1c(hcr the cmrcnt word is an l or Q smnple. Fro111 here the d,1tn 
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Figure 22: Single-Channel Digital Receiver Input and Output Interface 
Timing Diagram 
3.2.2 Host Computer Software Operations 
The host computer uses a Labview PCie-6537 digital I/O card to capture the daLa 
coming from the digital receiver. This digital I/O card is capable of receiving a bus of 
32 data bits clocked at up to 50 MHz along with five programmable function interface 
(PFI) signals, which can be used for clock and trigger signals, through a connecting 
1 m long shielded VHDCI cable. A Labview virtual instrument (VI) program running 
on the computer controls the method of acquisition and any further data processing. 
Figure 23 shows a Labview VI that is used to display the data from the digital receiver 
and compute a single and double-sided FFT from the I and Q data and also to find 
the mean equivalent radial velocity for Lhe spectrum. The radar data shown here arc 
simulated in the lab by a waveform generator so that. test conditions can be carefull~· 
controlled. 
In order Lo properly receive data from Lhe digit.al I/O card at the transmission rnte. 
rnulLi-t.hreacling m11sL be employed in the Labview program. The graphirnl Lnhview 
code in Figure 24 shows a t.wo loop structme. The first loop takes in data from ( he 
PClc-G537 and c11q11eucs the data in a FIFO buffer in RAJ\1 111c111or\. Tlie second loop 
dcquc11cs t.he data mid processes it. for display and clatc1 storage. l3_y decoupling these 
two opcn1t.ions, LIIC' loops can work i11 pmallcl without rn11si11g a stall "·hen one task 
rrn 1st wait 11 po11 another's work to he com ph'( ('cl. U sin~ this prochwcr-cons11111('r loop 
2,1 
Figure 23: Labview VI Capturing Data Processed by the Digital Receiver 
architecture allows the host computer Lo multi-Lask Lhe read. processing. and write 
operations Lo store the full 160 Mbit/sec bandwidth of the digital receiver. The 1.5 TB 
RAID array on the host computer can Lhen hold more Lhan twenty hours of cont in11ous 
data acquisition for later processing. 
3.3 Experimental Results 
Many experimental LcsLs were performed to verify correct functionality oft he hard-
ware at c~ich stage. Thl' Lest ing is divided into two parts: testing done inside l he 
laboratory wiLh conLrollcd signal conditions aucl testing colllplcled in the field under 




Figure 24: Graphical Labview Programming Code 
3.3.1 Laboratory Testing 
Testing completed in the laboratory under controlled conditions allows certain char-
acteristics of the digital receiver to be found. The maximum and minimum input signal 
amplitude as well as the strength of the input signal amplitude relaLive to the ampli-
tude of any distortion products was measured. The amounL of power consumed during 
normal operation was also measured. 
Signal characLeristics of the single-channel receiver were found by applying an input 
signal and observing Lhe digital output words either as time-series data or processed 
data after the application of a fast fouricr transform (FFT). The maximum input 
signal amplit11clc that call be digitized is +11.4 dBm. This is higher than +10 dBm 
because of connect.or losses and losses inside the gain stage of the ADC. The lowest 
signal ampliL11de which can be digitized is approximately -65 dBm. Figure 25 shows 
the outp11t spcct.rn111 whcll a 10 dBlll 50.1 l\,1Hz input. signal is applic-d. \\'ith H signal 
arnpliLudc- of 73.3 dBFS and a noise- amplitude of ll.4 dBFS. the l\T{ at 50.l J\lHz is 
GJ .8 dB. 
Tli<' curr<'nl drnw of <'rich voltage s11ppl_y \\'HS mcasmTd dmi11µ, 11orn1al operation 
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Figure 25: FFT of Digital Output with +10 dBm 50.1 MHz Input Signal 
Device Supply Current 
1.2 V 27.5 mA 
FPGA 2.5 V 24.5 mA 
3.3 V 95 mA 
ADC 
3.3 V 21 mA 
5V 208 mA 
Table 1: Single-Channel Receiver Power Consumption Characteristics 
Table 1. The power consumption of the FPGA and related circuitry was found to 
be 408 m vV, while the power consumption of Lhe ADC and associated circuitr~- ,,·as 
1.11 W. Including Lhe losses of the voltage regulators by measuring the current draw 
at the inp11L voltage, Lhe LoLal power consumption of Lhe digital receiver was rnca:surecl 
Lo be 5 V * 357 mA = 1.785 W. 
3.3.2 Field Testing 
Field testing of the single-channel digit.al receiver was performed al the phased m-
rny radar (PAH) at Lite NWRT, which ca11 lw seen iu figure 26. This cm·ironmcnt 
proved Io he an excellent. lest ing ground for t.be digil1-1l rcccivc'r. The "\\'HT J)l'O\·idcs 
ready access to all IH'C('ssmy signals fort Ii<' digital receiver. and it also scrn's a . _ n con-
venient plat for111 with which lo sense weal lier phcnonH'tJH i11 and aro11nd -orman. Oh:. 
Fmtl]('r111or('. nil clatr1 ('()llcclccl ,11 llH' \VHT ca11 he com1rnrcd "·itlt the data collected 
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Figure 26: Phased Array Radar at the National Weather Radar Testbed 
Frequency 3200 MHz 
Tx Polarization Vertical 
Maximum Peak Power 750 kW 
Maximum Average Power 1.18 kW 
Beam width 1.5 ° at broadside (2.1 ° at ±45 °) 
PRT Variable, nominal 00 /IS 
Pulse length (short) 1.57 /LS 
Pulse length (long) 4.71 /LS 
WX Sensitivity 0 dB SNR is 5.89 dBZ at 50 km 
Table 2: Selected National Weather Radar Testbed Specifications [30] 
by the phased array radar's own cligiLal receiver using the same down-conversion chain. 
An overview of the capabilities of the NWRT system has been i11cluded in Table 2. 
The single-channel digital re civcr interfaces ca.<;i]y with ( he signals at the !\"\\-RT 
partially bcca11s(~ it was designated as Llw primary t.cst ph,t form from ec1rl\ in the 
research program. Table 3 lists t lie interface signals used to intnfacc the digital recein'r 
lo the WIT so tliat dat.a from tlw rndar could he recorded. The 80 111-:b; rcfe1-c11c(' 
clock at t lif' NWHT is gencrnted fro111 a highly st,1hl(, 10 i\lJ-l7, reference s0111-cc' which 
scrvf's a.<; t lie cohf'rc11t oscill;.11 or for ( he en( ire radm s~·slC'rn. L"sing this rcfcrc'n<'c' 
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NWRT Signal Frequency Amplitude Cable Requirements 
Hefcrc11cc dock 80 f\lHz 0 dB111 sine 2 n1 low-loss Sf\1A 
IF wcaL11cr sigmd 50 f\II-h 7 dBn1 lllaxin1urn 2 in low-loss Sf\1A 
SysLem Lriggcr 1-2 kHz TTL (0 Lo 5 Vo!Ls) 5 rn low-loss BNC 
Table 3: Interface Signal Characteristics and Requirements at the ational 
Weather Radar Testbed 
clock allows Lhe digital receiver to become a coherent digital receiver. The maxi11111111 
ampliLude of the IF signal is 7 dBm, which is beneath the 10 dBm conversion window 
of the ADC sampling range. This means that digital conversion should be possible for 
all ranges and azimuths. This IF signal is the same signal normally attached Lo the 
vVRT digital receiver. To conduct a test, Lhe TWRT receiver must be temporarily 
disconnected so that the single-channel receiver may use Lhe signal. 
In order to test how well the digital receiver acquired typical radar signals rather 
than simulated laboratory signals, a field test of the digital receiver was conducted at 
the NWRT on April 8, 2008. The type of scan performed was a .·ingle 90 ° sector scan at 
an elevation angle of 0.5054 ° with 16 pulses per azimuth angle. The results are shown 
in Figure 27. Weather conditions on April 8 were overcast becoming clear during time 
of the tesL. The returned echoes were composed of nearly all ground clut tcr from radio 
Lowers north of Norman, OK. Data taken from the TWRT's own digital rccein'r was 
also acquired for comparison, as shown in Figure 28. The data shown for the "\\'RT 
receiver were recorded on March 10, 2008 during clear conditions. 
While Lhe data were noL recorded on Lhe same day. the weather conditions are simi-
lar enough for comparison purposes because stationary clutter constit utcd the primary 
reLmn signal. These plots were generated from raw I and Q data rct urned from both 
receivers in the same way. The relative amplitude of Lhe I and Q signals in the returned 
datasets were difforeut. so a calilm-tLion factor wa.-; estimated for tlH' digitnl rccci\Tr in 
order to ;.1]ig11 the two data.-;ds for co111pmison. Between t]l(' l\\'o fiµ;mcs. the '\\T{T 
rC'cciver dat;.1 ;.1pp<'i-ll'S to lw 1norc 11oisy IH'<·m1sc this dr1t,1 ha.-; not been pro,<'sscd witl1 
;.i 111atchcd filt<'r. where the d,.ita fron1 th<' receiver 1111dcr test ha.-; been pnssed through 
llw fill!'r dc'scrilwd i11 S('clio11 T2.l. Oilier tl1a11 tlH'S<' diffcn'nccs, the datr1 appems to 
Figure 27: Single-Channel Digital Receiver Clutter Test Data 
c,,._.,,n(tf:l...,_.tfQftfft.,.,/d6Z) ~-~--~-------- --~----------~ 
Figure 28: NWRT Receiver Clutter Test Data 
:m 
be identical. co11firn1i11g Lite correct 01wrntioll of tl1c digital receiVC'r for narruw-lJa11d 
weal.her rndar data 11car Lite IF frcq11c11cy. 
Following the cluLLer data collection success, Lhe digital receiver would new! lo 
be lcsLecl with acLual weather data. This weather data would show how the digital 
receiver acquires data with a larger bandwi Ith and also siguals most similar lo those 
which would be encountered under the intended operational conditions. A lest was 
conducted during a storm on October 22, 2008 at 19:13 UTC. The storm observed 
was a squall line approximately 100-130 km Lo the east of the radar. Squall lines such 
as this one are severe thunderstorms which can form near cold fronts. bringing heavy 
precipitation, strong winds, and lightning. A VCP-12-Lype scan was performed with 
azimuth-interleaved pulses and two pulse repetition rates. The method of azimuth 
interleaving took the form of dividing the 90 degree sector into five segments of 1 
azimuths. These 18 azimuths, when numbered from left Lo right beginning al zero. 
were illuminated with the number of pulses per azimuth in the order {9, 0. 10. 1. 11. 2. 
12, 3, 13, 4, 14, 5, 15, 6, 16, 7, 17, 8} before moving to the next segment. Two PRTs 
were used, a long PRT of 3,104 µsand a short PRT of 896 ~,s. This gives unambiguous 
ranges ra = cT/2 of 465.28 km and 134.3 km and unambiguous velocities i 10 = ±>../4T 
of approximately ±7.5 m/s and ±26 m/s. The processed reflectivit,· of the I and Q 
data from the longer 3,104 µs PRT is shown in Figure 29. 
Comparison data of the same squall line was obLained from the National Climactic 
Data Center. The WSR-88D weather radar KTLX recorded a scan on October 22. 200 
a.t 19:19 UTC. KTLX is approximaLcly 20 km northeast of the K\YRT. The obtained 
level-II fully processed data can be seen in Figme 30. The ETLX dataset is in super 
resolution format. with 0.5 ° angular resolution and 250 m nngc resolution. 
Comparing Ilic digit.al receiver reflectivity data with the wcr1I her da(,1 from I,TLX 
rcvc;-ils scvcrnl differences. The most not iccablc diffcrc11ce is what cl))])C'Hrs to he sc,·-
C'rnl co111 iguo11s a,,;inrnt Its missing front the digit,il receiver <h1ta. This is the result of 
tltc NWllT allclllwling trn11smitted pulses so that till' nt'Hrli)· op<'rnlio11al \\.Sll-88D 
w<•,d Jin rndm l<Ol N docs 1101 lwconl(' s,1( 1m1tcd. The d<'cli11ing signal to nois(' ml io 
Figure 29: Single-Channel Digital Receiver Reflectivity Test Data 
• 
Figure 30: KTLX Level-II Reflectivity Data 
urn lw Sl'l'll as tlic dcnr wcr1.lliC'L' backgr01111cl hl'COllH'S spC'c-klC'd al tlie furlh<'sl nrng<'s. 
This sig11al cl<'gradat ion is not nearly as dctcctablC' f'or clat a fro111 KTLX lwc-ause oft 11<> 
much higher sensitivity of the WSR-88D plaLforrn. Some differences can lw seen for 
individual storm cells between each claLaseL, resulting frorn t hC' slightly clifferC'nL angl<' 
the radar pulse Lakes through Lhe storm. KTLX used a 0.57 ° elevation a11glc while l lie 
NvVRT used a 0.505 ° elevation angle. The 20 km difference in geographic positions 
between Lhe radar observation sites would also conLribuLe Lo the change in pr<'cise cloud 
volume measured. The Lime offset of Lhe observations further contributes to this effect. 
with some storm cells appearing Lo move several kilometers in Lhe intervening lime 
between observations. 
The processed radial velocity of the I and Q data from Lhe 896 11s PRT scan as 
computed from the covariance method is shown in Figure 31. With only minimal 
post-processing used, the velocity test dataset has many artifacts. Second-trip echoes 
can clearly be seen, with some echoes mixed in with first-trip echo returns. The 
squall line's radial velocity is also lies mostly outside the unambiguous velocity range 
of ±26 m/s, causing aliasing to occur throughout the scan volume. Areas of low 
reflectivity show noisy estimated velocity measurements. as expected for the cornriancc 
method of velocity estimation. 
For comparison, Figure 32 shows the Level-II data acquired by KTLX. Similarities 
can be seen in Lhe far southeast region, where radial velocity reaches zero and re\·erses 
towards Lhc radar slightly. In the case of this storm which exceeds both the unam-
biguous r1-1.nge and velocity of Lhe NWRT, it, is difficult Lo compare these' t ,,·o datasets 
without the benefit of extensive post-processing on the digital receiver data to remon.' 
the artifacts of folded nwgc and velocity information. 
,,.. .. ...,.r,, ....... ..,.,,....,,,,..., 
Figure 31: Single-Channel Digital Receiver Radial Velocity Test Data 
om•Cily 
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Figure 32: KTLX Level-II Radial Velocity Data 
CHAPTER 4: EIGHT-CHANNEL RECEIVER DESIGN 
This chapter discusses the design of the eight-channel digital radar receiver. The eight.-
chau11el digiLal receiver is based upon the design of the single-channel digiLal receiv r 
while greaLly expanding the functionality of the design by increasing the number of 
chanucls and hence overall complexity of the design, adding new peripheral and com-
munication systems, and focusing on creating a more Oexible and usable digital receiver. 
Despite the increased complexity, centralizing the design will decrease the aggregate 
cost per channel both for the receiver itself and the downstream processing computer 
over an implementation which uses multiple single-channel radar receiver units. This 
creates a much more cost-efficient receiver for radars which utilize more than one chan-
nel. Section 4.1 details the hardware design of the digital receiver while Section 4.2 
covers the firmware and software elements of the design. 
4.1 Hardware Design 
Combining the functionality of eight one-channel digital receivers into a single unit 
has many motivations: 
• Space is greatly conserved by placing connections and components much closer 
together than would be allowed with disparate units. 
• Hardware overhead in the form of power regulation circuitry. peripheral compo-
nents, and connectors is reduced considerably. 
• Power consumption can be reduced by more efficiently utilizi11g a single compo-
nent rn,Lher than under-utilizing several components. 
• Complete 11sc of an FPC As prirallcJ processing ahili Lies cc111 he made by t imc-
in11 ILi plcxi ng 1rnrny signals into a single finnwarc insliu1tia(ion. 
• CoinrrlllnicaLion lrnndwidl Ii call he aggregalccl so 11ml ;-1 single cmnmand ma_y lw 
sC'nL wl1crc eight w011ld lw ll<'ccicd a11cl co11111111nic.-1(io11s ovcrlirc1d cc111 lw rcd11ced 
hy conilJilling d~1Lr1 rnckds ,111d simplifyi11g (lie protocol. 
• Dow11st rcant processors can lw con1bin('cl more easily due to the fewer. ltighn-
bauclwidt.lt con1n111nicaLions links rron1 t.hc digital rcccivcrs. 
• Using [ewer, lllorc powerful co111po1H)llLs can place Lhc clesig11 in a more favorable 
Lcchnological posiLion where a large increase in co01poncnt complexity can be 
obtained for a relaLively small i11crease in price and power consumption. 
Some problems, however, must be carefully avoided which would nullify Lhe above 
advantages. The increase in complexity may push Lhe design Lo Lhe technological limit 
of the components, where only marginal functionality can be achieved. For example. 
the analog-to-digital converter in this design outputs the digital words over eight serial 
links at 560 MbiL/s. If the I/O buffers in the FPGA cannot adequateh· sample the 
ADC data at a high enough clock rate, the data will become corrupted. A component 
may also be difficult to acquire due to the highly specific requiremenLs of the design or 
it may be much more exp nsive. Designs based on such rare components will inevitably 
require extensive redesign when new technology becomes available and lhe older parts 
become obsolete. Finally, the design may need very small tolerances such as trace 
width or via size which may not be able Lo be fabricated without a highh· specialized. 
expensive printed circuit board manufacturer. Only bv paying special attention to 
the design and manufacturability constraints of all the system·s components can the. c 
problems be averted. The interface diagram for the eighL-channcl digital rccciYcr is 
shown in Figure 33. The individual components of this design. their in! crconncct ion:--. 
and their meLhocl of operation will be discussed in the following sc tions. 
4.1.1 Analog-to-Digital Converter 
The chosen a,nalog-t.o-cligital converter for this design is a.n Analog DcYiccs AD9252 
sitnllltanco11sly salllpliug 14-biL resolution 50 1Hz cucoclc rate cigltt-channcl ADC. 
shown in Figmc ~34. This ADC cxhibits sirnilm specifications "·ith a 50 J\lH;,; input 
signal when comp1-1rcd with to the AD92clcl: 71.25 dBc ST "AD (I I.G5 E 1OB). 12 dBc 
S n. ;-rnd 8J dTk SFDR. Tlic amilog conversion window also rcin;iins I lw sc111w nt '..-\ ;,,, 
or 10 clB111 i11 ,1 GO 2 s_yst<·111. f11 ordcr to nrninlnin tit<' sp('cifi<'d SNH. !lH' rm~ clock 
Printed Circuit Board 




















Figure 33: Eight-Channel Digital Receiver Interface Diagram 
Figure 34: AD9252 ADC in a 64--pin LFCSP with Differential Input Filters 
jil ln must IJC' less Lhan 800 fs acc-ording to Gquation (G). The AD9252 is availalJl<' 
ill a very snmll G4-pin lead frame chip sud(' package (LFCSP). This LF 'SP req11ires 
the use of a Lhermal ground paddle 1111clerncatb Lhc package. therefore hand-soldering 
is 110L an opt.ion in Lhis design. All infrared or rcflow oven may be used for mounting 
Lhe parts Lo Lhe printed circuiL board, b11L more advanced ovens may be required to 
rneeL Lhe prchcaL, soak, reflow, and cooling profile of all components on t lw printc>d 
circuit board wiLho11L damage. Typical power consumption for Lhe AD9252 is 750 rn\V 
including ouLpuL drivers, with 2 mW of power consumed during complete shut-clown 
mode. The ADC also has an SPI interface which can be used Lo control all aspects 
of the ADC operation, including changing the output formal of Lhc data. powering 
down channels, executing test pattern generation on Lhe digital outputs. and shifting 
the serial clock phase relationship with the data. 
The eight analog input connections on the printed circuit board are arranged along 
one side in a linear configuration, as seen in Figure 35. The single-ended Sl\1A con-
nections are differentially coupled using a 1:1 RF transformer to maintain Lhe highest 
S R and distortion performance by reducing the common-mode .-wing of a single-
ended input. All input channel trace lengths are made to be the same length through 
introducing curves of specific amplitudes and 1 ngLhs in the differential lines. so that 
the SMA connectors appear electrically Lo be arranged along the circumference of a 
circle around the ADC. A differential analog 2-polc lumped filler is inserted directly 
before the pins of Lhc ADC for three pmposcs. 
The first purpose is Lo provide a bct.Lcr 111at.d1 with the input signal of 50 r-2. Because 
Lhc ADC is an unbuficrcd. switched capacitance type. Lhe AD input impedance is 
Lime-varying between Lhc Lwo modes of operation [31]. The input impccl.:-111cc an he 
modeled as a capacitor and ~1 resist.or i11 par,illcl witli the differential i11pul pins. shown 
in Figure' 3G. When the ADC is chargi11g the internal cap,Kitor lo the ,·olt~ige of the 
inp11t signal. it is in Lrnck mode. and displays a large capc1citn11C'<'. \\'hen the DC 
is converting th<' volti'lgc stor<'d 011 th(' i11tcrnr1l capr1citor i11to n diµ,itnl word. it 1s 111 
hold rnod(• with ,1 IHrgcr rcsistcincc and a lowered capacitance'. The track 111odc i11p11t 
.... -:<::-:; ·-~J ,::..·. . ,. rt ;,: ·.,.·.·, •.·.·.- ~/?~ ·:~:i:( Z,;~ ... , ~ ,.,-,·-:- ,, ,, .' ., ... 
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Figure 35: Analog Input Connection Layout Design 
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Figure 36: Analog Input Filter Schematic 
impedance is used because the ADC is actively sampling during this time. Once this 
impedance is known, Lhe difierential filter ca11 be simplified into a single impedance in 
parallel wiLh Lhc transformer which can then he brought across the transformer so au 
cqnivalenL Jmid ca11 he found to maLd1 the so11l'C'e impedance. 
The secoud purpose is to hlt er out highcr-frcqueucy sig1rnls or 1101sc "·hich rna~· 
alias back into Lile yquist zone when samplC'd. Both the lu11qwd filter mid the analog 
input banclwid(hoftheJ\DCservctolillli( thcalllplitudeofinput sigmdsat frequcncic's 
ctliove 5G ~IT lz. 13y at ten1w( i11g ( hes(' signals a:-; rnuch a.o.; possible. the <'quivale11t noise 
bandwidth of th<' sys Lelli is reclllccd. Flll't hcrn1on'. changing lH't W<'<'n t ra.c-k and hold 
mode by con11ccLi11g all([ cliscom1ecLing Lit(' sainpling cap;-1,citor cr<'~t! es an in,icction of 
charge on Lhe i1qrnL lines. To proLec;t. Lite iupuL source, Lhe charge' c-ai1 be dissip::ited 
with low-valllc series resistors which arc presenL in Lile diffcrenLial lmnpcd filter. 
One of Lhe main concerns for the ADC design is Lo maintain a clean separation of 
analog and digiLal electronics as much as possible. Digital componeuts can generate 
a large amount of noise from the many sudden voltage changes constantly occurring 
internal and external to each component. To Lhis end, several methods are combined lo 
minimize the effect of Lhis noise on the analog inputs. The ADC has a dedicated linear 
voltage regulator kept away from the digital switching voltage regulators Lo ensure the 
most interference-free supply voltage. Physical separation of the components is also 
enforced to minimize any digital current return paths through the analog section of 
the printed circuit board. A ground plane notch is placed along Lhe upper edge of 
the analog section of the PCB, shown in Figure 37, as a barrier to any high-frequenc,· 
signals which may exist in the power supply or fan control component.· near the first 
ADC channel trace. A line of closely spaced, grounded vias on either side of differential 
traces were placed where possible to act as a shield from interference b)· creating a 
semi-enclosed tunnel around sensitive traces. 
The ouLpuL interface on the AD9252 consists of eight serial LVDS signals with a 
LVDS serial biL clock and frame clock. The frame clock determines when a new data 
byte starts, and has a frequency equal to Lhe encode rate. The LVDS signals are dual-
data rate, so the serial clock frequency is half the bit rate. where the bit rate is equal to 
the encode rnLe multiplied by the resolution. When digiti:.-;ing with 14-bit resolution at 
a 40 MSPS encode rate, the bit rat.con each serial link is 1-l bits/sample* '10 ~lSPS = 
560 MhiLs/s, and the serial clock is a 280 MHz sigual whidi is plW!-i<' shifted 90 ° from the 
data streams. Th<'SC' differential siguals lwLween the FPGA and ADC' arc c1111011g the 
]1ighcst-frcq11cncy signals in the cight-clrnnnC'I digit;,ii rcccin'r design <1ncl HH' n1rdulh· 
la.id 0111 to rn;.1i11lain d;.1ta intcgrity. The lcngth of tlw traces Wrl,"i kept to 520 mil 011 
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Figure 37: Digital Receiver Ground Plane Layout 
is longer than 658 mil. Two methods of termination are available for the differential 
outputs. The first method is a resistor network package which can be soldered over the 
Lraccs. 100 D terminations built this way have Lhc advantage of precise termination 
impedance. Another method is Lo use Lhc internal Lenni1rntions available inside the 
FPCA. While Lhc impedance of Lhcse differential terminations has a wide tolcnrncc. 
Lhc termination is placed directly in the input/output buffers (IOB) of the FPCA as 
close Lo Lhe differential inpuL buffer as possible. The internal (enni1rnt ions also <lo 
noL require a physical co111poncnt. and can he aclcled or H'mowcl through a finmn,rc 
d,angc. 
,1 I 
4.1.2 Field-Programmable Gate Array 
The proccssiug rcq11irements of the eighL-chanuel digital rC'ceiver pn•seul souH' 
u11iq11c cliallc11ges. EighL LoLal chanuels m11sL be processed sinmlLanC'o11sly. neccssi-
laLing a larger FPGA Lo perform Lhe clownconversion. Selecting only hand solderable 
components is noL a requirement of this design as iL was in Lhe single-channel digital 
receiver, due Lo Lhe need for smaller, more complex package Lypcs wiLh beller lhcr-
mal characteristics and higher logic densities. The Spartan 3A DSP XC3SD3400A 
FPGA was chosen to be the digital processor. With 53,712 logic cells. 2.26 kbiLs of 
RAM, and 126 hardware DSP slices, Lhis FPGA contains approximately Len times lhe 
amount of resources as the XC3S250E. An alternative XC3SD1800A FPGA contains 
about 33% fewer resources than the XC3S3400A and has been made pin-compatible 
with this FPGA in the design, allowing either Spartan 3A DSP version Lo be used 
in this digital receiver design. The smaller XC3SD1800A would be desirable for ils 
smaller configuration memory footprint, larger number of user I/0 pins. and slightly 
lower cost if the additional logic is noL needed. 
The FG676 package is a 27 mm x 27 mm ball-grid array package wiLh 676 balls 
spaced 1 mm apart, and is available for both the XC3SD 1800A and XC3SD3400A. 
Four signal layers are required to completely route all needed signals away from lhe 
FPGA package. The organization of Lhe 10-layer printed circuit board stackup can be 
seen in Figure 38. The overall thickness of the PCB is a standard 63 mil thickness. The 
stackup consists of four signal routing layers which are separated by four ground planes. 
The ground planes reduce interference and crosstalk between signal layers and sen·e as 
a shorL low-impedance return paLh for high-speed signals. The two power pla1ws lie in 
middle of Lhc PCB sLructme and provide bet.Ler separation lwt,,·ccn signals 011 the top 
half and boLLom half of the PCB. The copper thickness of the interior la\crs is 0.5 oz in 
order Lo achieve a small layer scpara! ion of 5 mil. while ( lie copper ( hickncss of the two 
011tcr layers is 2 en, creating a 50 D drn.raderistic impcdc1ncc for the G rnil wide tr<1cc 
needed Lo escape the signals fro111 Llie r◄'PGA. In print Pd circuit bm-ml fc1brin1(ion. the 
( h ic-k11('SS of l lie copp<'r layers used is speci rice! by t lie weight of copper per square foot. 
,t2 
Top Layer -. 
GND1 [[Multiple Nets))____,.. 
SigLayer1 -----i>-
GND2 [[Multiple Nets)) ____,.. 
P'WR1 [[Multiple Nets)) -. 
P'WR2 ([Multiple Nets)) -. 
GND3 [[Multiple Nets)) ____,.. 
SigLayer2 -. 
GND4 ([Multiple Nets))-. 
Bottom Layer -. 
Total Height (62.6mil) 
~----V-.+---+- Prepreg [5mil) 
Core (6.5mil) 
Core (5rrul) 
/ .,,,_..,__.,_ Prepreg (5mil) 
Core (5mil) 
/~~-'- Prepreg [6.6ml) 
Core [6.6mil) 
Figure 38: Eight-Channel Digital Receiver Printed Circuit Board Stackup 
Using the copper's density of 8.9 g/cm 3 , the thickness of 0.5 oz of copper spread over 
1 ft 2 is found to be 17.5 µm and the thickness of 2 oz of copper is found Lo be 70 µm. 
4.1.3 Peripheral Devices 
The eight-channel digital receiver also includes a number of peripheral devices which 
are used to create a more robust and flexible digital receiver. There is a fan controller 
and temperature monitor, 128 Mbit of SDRAlVI, two PROl\ 1I devices. a dedicated ,Yatch-
dog circuit, six power regulators, and an eLhcrncL inLerface. 
The fan controller and temperaLurc moniLor is a MAX6639. The f-.-IAX6639 is 
able Lo monitor one local and two remote LcmperaLure-sensing diodes and control two 
standard 3- or 4-pi 11 case fans. The temperat urcs recorded arc accessed through a 
serial bus from Lhe FPGA and LernperaLurc limits can be set to act iv·:i.te interrupts in 
the evenL of overheating. The fans will ensure a large. steady airOow over all of the 
cornponenLs Lo reduce the likelihood of overheating even iu high ambient tempcn-1tures. 
128 Mbit. of high-speed SDRAl\l ha.'i ])('en placed in the design for use with large 
Microblazc firniwm·c processor prograrns i11stanliatcd iu the FPGA. The DR.A:\I 
greatly cxp,lllds the ,111101111! of R.Al\l available so llrnl tlw full TP stack nm>· lw im-
plcmcnlcd. rnorc crn11plex lihrc1rics nrny lw used. or lmge clatn lrnfft'rs nrny he created. 
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Figure 39: External Watchdog Schematic 
Using the SDRAM for code or data storage also allows more logic utilizaLion space for 
other processes in the FPGA such as filLer or buffer storage. In laying ouL the design. 
all precautions were Laken to correctly terminaLe the address. data, and control signals. 
ensuring excellent signal integrity. The average SDRA 1 trace length has been kept 
below 750 mil wiLh a maximum skew of 346 mil by routing the SDRA I pins which are 
closer to the FPGA to more interior FPGA pins and routing SDRAf\I pins which are 
more disLant Lo the outer layer of FPGA pins. 
Two kinds of PROM devices arc used in Lhis design. One 1umonyx 28Fl2 .J3D75 
128 MbiL parallel PRO 1 is used for as backup FPGA biLstream storage. The second 
umonyx M25Pl28 128 lbiL serial PRO I component stores the priman· FPGA im-
age and is Lhc dcfaulL locaLion for configuring t.hc FPGA. The serial PROt--1 ma\· he 
modified dming opcrntion, crcnt.ing ;:i, corrnption entry vector. In order to cnsm-c a valid 
configuraLion iurngc for the FPGA at. all t.i111c•s. an external \H1tchdog circuit. shm\·n iu 
Vigtm' 39, con! rols Lite configuration load location and issues reconfigure commcinds. 
J[ 11ot dis;-1hlcd by sofhvar<' withi11 a pres('( t i111c lirnit. the w..1tchdo~ circuit S\YitdlC's 
tit<' conrig11rntion ,node pins bctwcc'n the parnlkl and scri,il Hash rn1d then iss11cs cin 
I 
asserted-low p1tlsc 011 FPCA's PROC_B pin, whicl1 begins lhc c-onfiguralion process. 
The watchdog c:irrniL can dcfa1tlt Lo either PTIOM component I hro11gh a jumper set-
Ling and Lhc Lillleo11L cau be changed Lo be a power of Lwo bet ween 2 1 and 2:32 clock 
cycles. WiLh n 32. 768 kHz clock, Lhis corresponds Lo Limeout settings bc>t wc>eu Gl /JS 
and 131,072 seconds. 
The eight-channel receiver design requires five disLincL power supplies. There arc> 
four digital power supply voltages of 3.3 V, 2.5 V, 1.8 V, an 1 1.2 V and one analog 
supply voltage of 1.8 V. The analog supply is Lhe sole linear supply while Lhe rest are 
switching-type power supplies. Routing the many power supply voltages on Lhe printed 
circuit board is made somewhat simpler through the use of two power supply planes 
rather than one, as was used in the single-channel receiver design. 
Finally, an ethernet interface is included in this design. Using this interface as the 
primary data output interface is not possible due to hardware limitations in Spartan 
3A FPGAs. However, the 5-10 Mbit/s link is very useful as a standard. scalable remote 
control interface. The physical layer of the ethernet specification is implemented with 
a DP83865DVH Gigabit ethernet device, although the highest achievable link speed i · 
100 Mbit/s half-duplex. Higher layers of the OSI model are implemenled on the FPGA 
using a GMII-type interface. 
4.1.4 Clock Conditioner 
The clock of Lhe ADC is driven by a special device known a:,; a clock conditioner. The 
aLional SemiconclucLor LMK03000C clock conditioner is the combination of a phase-
locked loop (PLL) and a voltage controlled oscillator (VCO). which can collectiYel,· 
be 11sed Lo change an input clock with a high amount of jittn inlo sc,Tral oulput 
clocks with much reduced jilter. The amount of jitter rernovcd from the input clock 
is rcbtLed Lo I he) bc111dwidt.h of Uw loop rilLer which controls the VCO t 11ning rnltnge. 
By designing a narrow loop filter bandwidth, the dominant noise somT<' of the out p11t 
clock lwrnn1es I IH' VCO itself. The l nrnsf('r f11nct ioll of the phase detector. · and 
R divider cir('llits. and reference noise ar(' low-pass fu11ct ions. while ( lte V O noise 
contrilrntio11 is a high-pa.-;s f1111cLio11. The c11Loff for boLh th<' low-pass and !tigli-pass 
trausfcr functions is Lhc loop filter bandwidth, which should lw carefully selected to 
bal ... u1cc Lite conLrilrnLion of VCO noise and PLL noise in order Lo acl1ieV<' the lowest 
Lola! noise on Lhe 011LpuL waveform [33]. 
Secondary characLerisLics of Lhe loop filter design incl11de phase margin. which con-
Lrols Lhe amount of VCO control voltage damping and affects lock Lime. and 1 . which 
controls where phase margin is maximized in the loop filter response and can further 
decrease lock time in certain cases. Phase margin may be between O O and 90 °. both 
of which will result in filter instability. A higher phase margin may be chosen lo over-
damp the tuning voltage at the expense of lock time, but will provide higher VCO 
noise suppression near the loop bandwidth cutoff frequency. 
For the eight-channel digital receiver design, a loop bandwidth of approximately 
10 kHz has been chosen because of the expected high jitter on the input reference 
clock, relatively low jitter of the integrated VCO, and de! Lerious spreading effecL of 
close-in clock pha 'e noise when digitizing radar data. 
4.1.5 Host Computer 
The hosL computer for this design has the following constraints: 
• Digital I and Q data from the eight-channel receiver shall be read through a 
VHDCI connector with a 32-biL bus opera.Ling al 40 IHz. 
• The digital time series daLa shall be stored Lo a redunda11t array of disks contin-
11011sly for an extended period of Lime. 
• Processing of the data shall he employed in tandem with data storage tasks i11 a 
way which docs not. interfere wiLh their operation. 
• Tit<' host cornp11tcr shall allow c1 simple 111et hocl of repl.,1cinp; defcctiw lrnrd driw:-; 
nnd shall ,1llow for f11t me cxpc111sion oft ht' stornp;c array. 
• J\11 c't l1C'rnct cont ml i11tcrf,1C·c' slrnll lw proviclccl in order to n'rif_,. 01wrnt ional 
r<'r1di11c'ss. st ,it 11s. rn1d tot rnnsfN dc1ta ton central co1np11tn for po:-;t-prnct':-;:-;ing. 
11 G 
These rcqt1ircmcnt.s ,tncl the need for long-term opcraLio11 align directly with the re-
qt1ircmct1ts of server-style compt1tcr operational rncLhoclologics. Servers support many 
!tare! drives, fast parallel processors, large RAM caches, ancl arc dcsignrd for high reli-
ability. A Supennicro X7DWE motherboard was chosen to be Lhc central system com-
ponent, allowing for dual LGA-771 socket Xeon processors, fom DIMMs of ECC RAM. 
dual gigabit eLhernet ports, four PCie x8 slots, and one PCI-X sloL in an ATX form 
factor. To house Lhis motherboard, a Supermicro SC743TQ-865B 4 rack-mountable 
chassis was chosen. This chassis includes an 865 W power supply wiLh redundant 
cooling, eight hot-swappable SATA hard drive bays, two 5.25" peripheral drive bays. 
and one floppy drive. The processors were chosen to be two quad-core E5410 Xeon 
processors, giving the server eight Lotal cores for parallel operation. To eliminate the 
bottleneck of RAID processing, a dedicated Arcea ARC-1230 hardware RAID card was 
chosen, which can support up to 12 SATA drives in a RAID 6 configuration. Six 1 TB 
Samsung Spinpoint Fl hard drives were chosen Lo store the acquired digital receiver 
data, each of which is capable of more than 100 MB/s storage throughput. The chassis 
allows for an additional four hard drives to be mounted. allowing the RAID to be easily 
expanded. The National Instruments PCie-6537 was chosen Lo be the digital I/O card 
in this design as it was in the single-channel receiver. These hardware selections allow 
the design to meet all of the current. requirements, while retaining room for future 
expansion if operational expectations are increased. 
4.1.6 Hardware Development 
Alt.hough based upon the single-channel receiver, the eight-channel digital receiYcr 
includes many more ;:i,dvanced feat.mes and new components ,Yhich necessitated a com-
plct.e redesign. This redesign was complcLecl in one step, rather thau increment ally 
adding and validating new features wit.h custom printed cirrnit bo;-ucls at (';-1ch step. 
'rcat ing a simpler, feat ttrc'-incornpldc version oft ltc cligit,tl rccciwr lwfon' rnm·ing to 
t 11(' final st.age of t.ltc cksig11 cot1ld 110( he made an dlicicnt US(' of design t irnc' lwcausc 
Figure 40: Eight-Channel Digital Receiver Evaluation Board Setup 
many components require special considerations when being placed. resulLing in a com-
plete redesign at each stage. The complexity of the design also incurs an increased cosL. 
further discouraging iterative development. In light of these consLrainLs, a single full-
featured prototype would be built while paying careful attention Lo each detail and 
testing all possible features before fabrication on evaluation boards or a simple custom 
PCB. 
The primary platform for algorithm testing can be seen in Figure 40. The evaluation 
board on the left is the AD9252 ADC, from which the serial data streams cross over a 
custom PCB which connects the differential signal connector Lo a high-speed Samtcc 
cable. The SamLec cable connects to a Spartan 3A DSP XC3SD1800A evaluation 
board, which outputs the digitized I and Q data on another Samtec cable to custom 
PCB which connecLs Lo Lhe VHDCI cable attached to the host computer. This setup 
allows for a full tesL oft.he core digital receiver functionality from the bandpa,c,s sampling 
process Lo digitization and digital processing and finally Lo t lw post-processing on the 
host comp11ter. The Spart.an 3A D, P evaluation board also includes a gigahit ct hcrnct 
interface so Llrn.t net.work control f11nctio11aJity co11lcl he tested before fohricatio11 of the 
c11st.orn PCB. 
J n parallel wit Ii t lie ri rn1wr1rc design c111d testing. the lrnrdw:-u<' design proceeded h_\· 
first creating the ro111po11cnt interconnect srlwlllatir. Once tlw rornpon<'n(s and tllC'ir 
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interco1111cC'lio11s had hce11 clecid<'d. each compo11cnL was placed and U1<• conw'clions 
ro11tccl on Lhc printed circ11iL board layout. The 3-dinwnsional 111od<'l of tlw pri11ted 
circuit. board shown in Figure 41 provides an ex ellenL meLl1od of vic>wing how t lw dig-
it al receiver would look before fabricaLion of Lhe design. A model oft he enclosme built 
Lo house Lhe digiLal receiver afLer fabricaLion and assembly is shown in Figure 42. The 
approximaLe size of Lhe enclosure is 6.4" x 6" x 1.5". The digiLal receiver was designed 
Lo be a standalone uniL, capable of operating independenLly of oLher devices in the 
radar system. IL also places low requirements on inpuL signals, so LhaL operation can 
continue even under extremely non-ideal conditions. Despite the independent model 
of operation, the digital receiver was also designed to respond to changes in inpuLs. 
For example, the temperature sensor can increase fan speed if the environmental tem-
perature increases, or the FPGA can shut down parts of Lhe sysLem if their service is 
unneeded, saving power. The ethernet control interface allows the system to change 
drastically based on the user's needs. This design promotes a high level of flexibility 
so that the digital receiver can be used in a variety of contexts such as airborne radar 
systems, mobile radar systems, and ground based systems. 
4.2 Software Design 
This section will discuss the method of operation for boLh the firmware loaded onto 
the FPGA and the software running on the host compuLer. including descriptions of 
Lhe communicaLions protocols used in I.he design. 
4.2.1 FPGA Firmware Structure 
The firmware of I.he eight-channel digit.al receiver functions. at its core. much tbe 
same as Lhe single-channel receiver, while broadening the number of conven,ion clrnn-
ncls. A b.lock diagram oft he digit.al reccivcr's firmware st met urc is shown in Figure 43. 
The processing begins wit.Ii eight. pan1llel LVDS signals rntrring the FPCA. each op-
c'raling al a hit rnlc of 560 Mhit./s. Thrsc signals ::ire prompt !_y lrnffcrcd and snrnplcd 
into two st.n·c1111s of bits gcucratccl frolll the rising and fallillg edges of tlw 28() f\ll-l7 
,)0 
Figure 41: Eight-Channel Digital Receiver Printed Circuit Board 3D Model 
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Figure 43: Eight-Channel Digital Receiver Block Diagram 
serial clock. The even and odd bitstreams are then deserialized into 14-bit words at 
40 MHz using relationally placed flip-flops to obtain the smallest signal path dela\·. 
After deserialization, Lhe data words are Lhen mixed with 10 l\1Hz sine and cosine sig-
nals simplified inLo phase-shifted sequences of {O, 1,0, -1} Lo create quadrature I and 
Q signals. The I and Q signals from all eight channels are coupled into four streams 
which arc Lhcn time-multiplexed inLo a four low-pass decimation-bv-cight filters. This 
requires a fi!Ler clock of 160 MHz in order Lo acquirc fom data words even 25 ns. l\1ul-
Liple sets of filLcr coefficients can be stored in the FPGA at once and selected bet ween 
cl ming run Lime. AL a minimum, the filter would need a flat. response from baseband 
to 2.5 MHz and ~. stopbancl frorn 2.5 MHz to 20 MHz. ai-3 shown in Figure .J4. This 
response would fill er the 1111wantcd spcc'LraJ image at 20 l\J IJz as ,Yell as all int crmodu-
laLio11s and qt1a111 izatio11 noise in the dcci11rnt eel lrnnclwiclt Ii which ,nrnld ot l1crwisc lw 
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Figure 45: Eight-Channel Digital Receiver Output Word Format 
LSB 
filtered during post-processing if required. 
Following decimation, the output words are generated at a rate of 5 J\IHz * 4 = 
20 MHz and are r organized into their respecLive I and Q channel banks. Each channel's 
data word is Lhen produced in order from zero Lo seven onto a 32-bit bus every 25 ns 
along with iLs respecLive channel number and system trigger information formatted 
by Lhe word sLrucLure shown in Figure 45. The presence of a high number of output 
pins on a single bank of Lhe FPGA requires considcraLion of the ma.--.;:imum number 
of sirnulLaneously swiLching ouLputs (SSO) per power and ground pin pair in order 
Lo avoid ground bcmnce. WiLh Len powl'r and ground pairs 1wr ha.nk. the highl'st 
recommended 1111111hcr of SSOs is 50 for fas( slC'w rate LVTTL 011tpuh \\·it h a driYc 
s!rcngthof6 rnA [34]. Bas<'d 011 this1w·ommcnclation. thcclrivcstrcnp;th for theo11tput 
pins has bc<'II rcducnl. 
In pnrail<'I wi!l1 !he lllai11 digi!al n'cciwr proccssc's. a J\licrohlc1 ✓,<' processor is nlso 
instanlinled in tile firn1warc Lo iutcrfacc aud control many asp<'C'ls of tlH' digital re-
ceiver's opcrnLion. All of Lite Microblc-t✓,e code is stored on-chip in Lwo i11it ialized G4kB 
block RAt-.Is. Dy storing the code on-cltip, no bootloader is requir<'d for startup and 
a cache for off-chip resources is not necessary for quick operation. The }-1icroblaze 
processor performs the following tasks: 
• Disabling the watchdog circuit so that the digital receiver operation remains 
uninterrupted. 
• Controlling the internal registers of the AD9252, including output word format. 
channel power-down, and output test mode seLtings. 
• Initializing the LMK03000 clock conditioner so that a clean 40 }-1Hz signal 1s 
generated for the ADC. 
• Enabling and disabling the I and Q modulation digital processing. 
• Reporting the contents of the internal status register of the FPGA on any com-
munications interface. 
• Changing the coefficients of the low-pass decimation filters. 
• Monitoring the current temperatures across the board, increasing fan speed. is-
suing a clock conditioner recalibration if the iempernLme varies. and disabling 
digital receiver operation if the temperature becomes dangerously high. 
• Updating Lhc configuration slorccl in cit.her the Parallel Fla.c;h PROt-.1 or crial 
Flash PROM. 
• Providing an cLhcrncL and RS-232 communication control interface. 
The S011/\M component in this design could he used for expansive buffering or pro-
grnrn storngc. lrnt the currently unimplc'n1cnt('d finmrnn· intcrfncc r<'nrnins for future 
work. /\ novc'J ct l1crnct intcrfarc has been c011strndcd which ,dlows for simple remote 
1 ByLc 0-3 ByLcs or SLring 
Opcode Operand I 
Table 4: Control Packet Structure 
conLrol of all of the Microblaze-controlled systems. This communication protocol 1s 
discu ·sed below. 
The ethernet interface uses solely the user datagram protocol (UDP) for communi-
cation and has two active listening processes. The first process is a general command 
interface which generates a reply for any packet sent after performing the requested ac-
tion. The second process is a modified trivial file transfer protocol (TFTP) [35] server 
which mirrors disk access with reads and writes to the flash PROM. The structure of a 
control packet is shown in Table 4. The first byte of a control packet is a 1-byte opcode. 
which is then followed by a variable-size operand, dependent on the specific opcode. 
The length and format of the operand varies with the type of control packet. Control 
packets can be segmented into two groups: request packets and response packets. 
Request packets initiate a transaction and are sent from a device other than the 
digital receiver as enumerated in Table 5. All of the request packets are issued with 
the UDP protocol to the digital receiver control port 10,000. A ping control packet 
requests an echo from the digital receiver and is used to verify communication link 
connectivity. Sending a ping request to the subnet broadcast. IP will cause all act.ive 
digital receivers to respond with their current IP address. A flash status request will 
return the current status of the flash as to whether a program or erase operation is in 
progress. Issuing an ADC register access request will begin a read or write operation 
on the ADC's internal registers. If a read is requested, operand byte 2 is ignored. The 
flash may be erased by Lwo methods. Using method 0x00. Lhe entire PROl\I is erased 
at once, requiring approximately 44 seconds. Mcthocl 0x0l erases only the firs( sixteen 
sectors, rcq11iring approximately G sccollcls. A confinn1-ition byte of 0xAA is required 
Lo verify that, flash erasure is requested. The FPGA ma_v also he i1111ncdicdcl_Y reset 
or forced Lo reload its configmat io11 fro111 flash 1m'111ory with a rc'([\H's(. The J n11d Q 
rnod1ilaLio11 ma,y lw li;-ilt,cd or rcsLarLcd with a request. Finally. the codlicic11( set [or 
G4 
Opcode Meaning 
Operand Operand Operand 
Byte 0 Byte 1 Byte 2 
0 Ping Unused Unused Unused 
2 Flash SLatus Reqllcst Unused Unused Unused 
3 Sta.tlls Register Request Unused Unused Unused 
4 ADC Register Access R/W_:,, Address Value 
5 Flash Erase Method 0xAA Unused 
6 FPGA Reset Unused Unused Unused 
7 FPGA Reload Unused Unused nused 
8 I/Q Modulation On/Off Unused Unused 
g Filter Coefficient Set Value Unused Unused 
Table 5: Control Request Packet Opcodes 
the digital low-pass filters may be changed by requesting a new set. 
Response packets are issued only by the digital receiver and are enumerated in Ta-
ble 6. Several requests may merely issue acknowledgments after internally carrying out 
the command. A positive acknowledgment is given with a byte of 0x0l and a negative 
acknowledgment is denoted with a byte of 0x00. If a request is negativelv acknowledged. 
then the request has failed. The digital receiver may also provide an output string for 
display to the user as a notification. When given a flash status request. the response is 
two bits with the LSB representing whether the flash is currently being erased and the 
second LSB representing whether the flash is currently being programmed. The stat us 
register response is four bytes long, with the first byte constituting the least significant 
byte of the statlls register and the last byte representing the most significant byte of 
the sUtt11s register. Following any ADC register access request. the desired register 
of the ADC is read and the current va.lllc returned in H packet along with the b,·te 
denoting whether the previous command issued was a read or write rcqlles( crnd the 
address accessed on the ADC. 
The second process listening to the digital receiver cthcrnet interface is <1 TFTP 
server list.en i 11g on port 60. The TPTP server responds ( o read n'quests h_\· reading 
from the flnsh PnOM ,-111d sending the daU1 over the C'!hernct link. The TPTP scrwr 
rr'spo11ds Lo write r<'q11csts hy writ.i11g (o ( he flash l RO 1. alwa_Ys starting from nddn'ss 
Opcode Meaning Operand 
Operand 
Type 
0 Ping Acknowledge 1 Bit 
1 User Message Message Text and CB /LF String 
2 Current Flash Status Programming, Erasing 2 Bits 
3 Status Register Response Value 4 Bytes 
4 ADC Register Access R/W _z, Address, Value 3 Bytes 
5 Flash Erase Acknowledge 1 Bit 
6 FPGA Reset Acknowledge 1 Bit 
7 FPGA Reload Acknowledge 1 Bit 
8 I/Q Modulation Status 1 Bit 
9 Filter Coefficient Set Acknowledge 1 Bit 
Table 6: Control Response Packet Opcodes 
0, until the TFTP client signals an end of transaction. Both read and write requests 
ignore the filename given during the transaction so that any filename may be chosen 
at the convenience of the requesting terminal. The TFTP server does not re-issue 
unacknowledged packets after a timeout, making this implementation an unreliable 
one. 
Figure 46 shows the conceptualized utilization of the digital receiver's resources. 
This design utilizes approximately 40% of the logic slices, 50% of the DSP48A slices. 
and 80% of the BRAM resources on the FPGA. Approximately 85% of utilized BRAl\I 
in the design is consumed by the Microblaze processor code. By moving this code 
off-chip and executing in RAM, Lhe utilization decrea.ses to neady 20%. This leaves a 
considerable amount of memory available for future expansion of capabilitie::; or fmth('r 
processrng. 
4.2.2 Host Computer Software Operations 
While I.lie host. computer of the right-channel receiver design performs the sa.111(' 
Lask as i11 the singl<'-channrl receiver. Uw d1-1ta handwiclt h which must he stored has 
bcc11 illcrcascd <'iglit [old fron1 20 l\fl3/s to 160 J\TB/s. Additional req11in'mc11ts h1-1,·<, 
~ilso !wen pla.ccd ou t lie design to make it more robust to data loss mid to allrn\· for 
Figure 46: Eight-Channel Digital Receiver FPGA Floorplan Utilization 
expansion of capabilities in the future with minimal time and materials invesLmenL. 
The Labview program, which acquires and stores the data, needed modification in 
order to properly store the expanded data throughput. Because Labview is a dataflow 
language, copies of data variables may inadvertently be made even for trivial programs. 
In the case of large datasets, the creation time of these copies is non-negligible and 
may overrun the program's memory allocation. To overcome this issue, the program 
must work wiLh smaller arrays by breaking up Lhe large data.set. inLo smaller pieces 
which can be copied and processed fasLer. For the eighL-cha.nnel digital receiver host 
computer software, the daLa acquisiLion lengLh was shortened to accommodate the 
bandwidth increase. Processing smaller arrays allowed Lhe host computer to store data 
at 385 1B/s when five of Lhe hard disks were combined in a RAID O configuration. far 
exceeding the required 160 MB/s LhroughpuL. 
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CHAPTER 5: CONCLUSIONS AND FUTURE WORK 
5.1 Conclusions 
Two digiLal receiver designs have been presenLed which uLilize sofLwar<'-dcf-incd 
radio Lechniques Lo achieve a lower power consmnpLion, a smaller form factor. and 
a flexible archiLecLure. The single channel digiLal radar receiver design digitizes one 
analog intermediate frequency input signal using a bandpass sampling Lechnique lo 
efficiently create I and Q time-series daLa streams. This prototype design can be 
made from a simple four-layer printed circuit board using only hand-solderahle parts 
to achieve a 61.8 dB SNR while consuming only 1. 785 W of power. The single channel 
receiver was tested at the National Weather Radar Testbed (NWRT) to collect radar 
data during clear air and squall line conditions. To elaborate, during the clear air 
conditions, the typical NWRT ground clutter test patterns were studied. The clutter 
echoes received from the clear air conditions matched well with Lhe time series dat.a 
acquired by digital receiver used at the NWRT. When observing a squall line. the 
reflectivity data recorded by the single channel digital receiver correlated well with the 
level-II reflectivity data despite some noise degredation from the lower sensitivity of 
the NWRT. The velocity daLa was not able to be adequaLely compared due Lo the large 
amount of range and velocity aliasing. 
The eight channel receiver is a more complex 6.1'. by 5.6'. 10-laycr printed Cir-
cuit board which expands the design to accommodate eight. input channels as well as 
several peripheral devices Lo create a more robust and flexible system. These dc,·iccs 
include SDRAM Lo store exLensive progn-1,ms and process large arn-1_ys of data. two flash 
PROMs Lo safely allow for changes Lo Lhe configuration image. cl watchdog circuit to 
switch Lo the backup PROM in case of auy firmware' or soft.war<' failure. a clock condi-
Lioner to remove as m11ch phase noise from the ADC clock as possible so that H high 
SNH is achieved, lcmpcrat.urc and dmd fan cout.rol lo nwint ain system intcgrit>· ,rnd 
t.o rccalibrr1tc the clock couclit.ioncr a.c, the situation rcqt1ir<'s. and fiunll>· ;.-111 ctlin1wt 
i1ttcrfacc sot.hat all receiver f1111clionalit.y ca11 he co11trollC'd rcrnotc'l.,·· 
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HosL comp11Lers were lrnilL for boLli cligiLal recC'ivcr clcsiglls (o acquire aud store the 
gcncraLccl I and Q daLa. The cigliL channel digiLal receiver host compuLer required a 
hardware RAID conLrollcr a11d several hard drives in order Lo wriLc Lhe full bandwidLh 
of 160 l\llB/s to disk wiLhouL inLerrupLions. The hosL compuLcr is easily expandable 
up Lo ten hard drives and provides a quick meLhod of recovery in Lhe case of media 
failure. 
5.2 Scope of Effort 
The research described 111 this thesis was conducted by a team of researchers in 
a laboratory environment. While many design responsibilities were shared between 
researchers, the focus of my skill was placed on the design, development, and testing 
of the digital receiver firmware and the host computer software. In particular. I was 
responsible for the following items in the course of this research: 
• Development of the VHDL firmware and output word communication protocols 
for the single-channel and eight-channel digital receivers. 
• Experimentation with digital low-pass decimation filter designs to minimize re-
source utilization for the single-channel and eight-channel digital receivers. 
• Realization of Lhe l\!Iicroblaze processor C algorithms for the eight-channel digital 
receiver. 
• Design of Lhe Labview storage and posL-processing virtual instrument programs 
for Lhe single-channel and eighL-channcl digital receivers. 
• Definition of the eLhernet communication protocol for the eight-channel digital 
receiver and design of Lhe Labview ethcrneL controller virtual instrument pro-
gram. 
• JrnrlcrncnLaLion of the radnr moment post-processing code for the single-channel 
ancl cight.-chrnrncl digit.al rccciwrs. 
5.3 Future Work 
Many improvemenLs could be made on Lhe design of the eight channel digital re-
ceiver, if Lirne allowed: 
• FabricaLc, assemble, and LesL Lhe compleLe eight channel digital receiver both in 
Lhe lab and in an operational radar. 
• Increase the clock speed of the VHDCI bus from 40 MHz Lo 50 1Hz for use as a 
bi-directional communication interface. 
• Investigate alternative output connector interfaces. Few inLerfaces support both 
the data bandwidth and the physical length required for the receiver. A high-
speed connector such as PCI mezzanine card (PMC) may be used with a P~1C to 
PCI expansion card in the host computer to transfer the data. This would com-
plicate the acquisition software, but would lower the cost of the host computer. 
• Redesign the digital receiver into a peripheral card with a PCie or PCI-X interface 
which can be housed directly inside the host computer. 
• Implement adaptive power control over the ADC. parts of Lhe FPGA. and pe-
ripheral devices based on currenL seUings and inputs could be useful to 10\Yer 
power consumption. 
• Find the optimal pulse matched filter shape for a decimation-by-eight filter to 
achieve a slight gain in SNR. 
• Implement Lhe SDRAM interface for the FPGA firmware so that a new config-
uration image loaded over ctherneL may be completely lrnfiered. checked. and 
treated as a Lransaction before commit.Ling the new data to PRO~l. 
• Extend the dynamic range of Lhc digi Lal rec<'ivcr by at I aching ollc input signal to 
two clianncls, one of which is an1plificd by H multiple of 6 dB. This \Hrnld lmYer 
the n1iuirn11m dcLccLable signaJ, yidding a, moderate i11crc'H:-i<' in oven-di c\_yna111ic 
range. 
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• Implc11w11L a sc11siLiviLy Li111c· :;0111 rol circ:;11iL. Given k11owl<'dg<' of wl1e11 Lhc trans-
mit pulse is scuL Lhe gain of each c:;ltaunel co11lcl be iucrcased over Lhc PRT Lo 
accou11L for losses in reL11rn signal strength from farther ra11gc gales. This would 
allow for higher SNR aL disLa11L ranges aL the cost of a more cornplicaled front-end 
and extra post-processing Lo accounL for the gain added. 
• Create a frequency-agile IF by controlling the downconversion mixer·s local os-
cillator signal with a direct digital synthesizer (DDS) frequency source. The 
DDS frequency can be changed quite rapidly and could be used Lo correct for 
magnetron drift or to quickly change frequency channels for a frequency-domain 
multiplexed input signal. 
Gl 
LIST OF REFERENCES 
[l] J. MiLola, "Tlte sofLware radio ard1iLecL111e," IEEE Communications Mo,_qazinc. pp. 
26-38, May 1995. 
[2] R. Lackey and D. Upmal, "Speakeasy: Lhc rniliLary software radio.·· IEEE Com-
munications Magazine, pp. 56-61, May 1905. 
[3] M. Dillinger, K. Madani, and . AlonisLioLi, Software De.fined Radio: Architeclures. 
Systems, and Functions, Wiley, 2003. 
[4] P. Burns, Software Defined Radio for 3G, Artcch House, 2003. ISBN:1-58053-347-7. 
[5] R. Bagheri, A. Mirzaei, M. Heidari, S. Chehrazi, M. Lee, M. Mikhemar, W. Tang. 
and A. Abidi, "Software-defined radio receiver: dream Lo reality.'· IEEE Commu-
nications Magazine, pp. 111-118, August 2006. 
[6] W. Tuttlebee, Software De.fined Radio: Enabling Technologies. Wiley. 2002. 
[7] S. Srikanteswara, R. C. Palat, J. H. Reed, P. Athanas, "An overview of config-
urable computing machines for software radio handsets." IEEE Communications 
Magazine, July 2003. 
[8] J. Reed, Software Radio: A Modern Approach to Radio Engineering. Prentice Hall. 
2002. 
[9] J. Chapin, Overview of Vanu Software Radio, Vanu. Inc., 2002. 
[10] Software D fined Radio Fonun, www.sdrforum.org 
[11] H. Tsurumi and Y. Suzuki, "Broadband RF stage architecture for soft.ware-defined 
radio in handheld terminal applications," IEEE Com,m. Magazine. vol 37. no. 2. 
pp. 90-95, 1999. 
[12] .J. MiLola, "CogniLivc radio for flexible mobile multimedia communications.·· IEEE 
Int. Workshop on Mobile Multimedia Communications. pp. 10-13. 1owmber 1999. 
[13] B. FeUe, Cognitive Radio Technology, Elsevier Science & Tcchnolog_\" Books. 2006. 
[14] H. Arslan, cdiLor, Cognitive Radio, Software De_[t,ned Radio. and Ada.pliivr \hrrlrss 
Sysfcrns (Signals and C'ommuniralion Trrhnology). Springer. .JHnuarY 2007. 
[15] Hai Tao, L. Tot.Ii, .J. 1. Khoury. "Analysis of Lirning _jitter in ha11dpc1ss signrn-dcltH 
rnocl1dat.ors,'· IEEE Tmnsaclions on Circui/,s 0.11d Systems JI: A11alo.<7 and D1g1ta/ 
Signal Prnrr,ssinq, vol. 46, 110. 8. pp. 991-1001, August Hl99. 
(i2 
[ 16] D. Alrns, M. SLockrnasLer, .J. Tsui and .J. Caschera, "DirccL bandpass sau1pli11g of 
multiple disLiucL R.l< signals," IEEE Trnnsa<:lions on Comrnunications. vol. 47. 110. 
7, pp. 983-988, .J1dy 1999. 
[17] N. Wong and T. Ng, "An cfficienL algorithm for clownconverLing mulLiple bandpass 
signals using bandpass sampling," IEEE International Symposium on Circuits and 
Systems, vol. 3, pp. 910-914, .June 2001. 
[18] C. Tseng and S. Chou, "Direct downconversion of mulLiband RF signals using 
bandpass sampling," IEEE Transactions on Wireless Communications. vol. 5. no. 
1, pp. 72-76, January 2006. 
[19] Linear Technology, Design Note 1013. 
[20] J. Horstmann, H. Eichel, and R. Coates, "MetasLabiliLy Behavior of Cl\1OS ASIC 
Flip-Flops in Theory and Test," IEEE Journal of Solid Stale Circuits, vol. 24. no. 
1, pp. 146, February 1989. 
[21] H. Veendrick, "The behaviour of flip-flops used as synchronizers and prediction 
of their failure rate," IEEE Journal of Solid State Circuits, vol. 15. no. 2. pp. 169. 
April 1980. 
[22] L. Kim and R. Dutton, "Metastability of CMOS latch/flip-flop." IEEE Journal 
of Solid State Circuits, vol. 25, no. 4, pp. 942, August 1990. 
[23] Xilinx, XAPP094, "Metastable Recovery in Virtex-11 Pro FPGAs". 
[24] Texas Instruments, SCZA004a, "Metastability Performance Of Clocked FIFOs ... 
[25] A. Hairapetian, "An 81-MHz IF Receiver in CMOS,'. IEEE Journ.al of Solid-stale 
Cirrnits, vol. 31, no. 12, pp. 1981, December 1996. 
[26] J. Wepman, "Analog-Lo-digital converters and their applications in radio re-
ceivers," IEEE Communications Magazine, vol. 33. no. 5, pp.43. l\Iay 1995 
[27] Analog Devices, Inc., AD9244 DaLa SheeL, Rev. C. 
[28] H . .Johnson and M. Graham, High-Speed Digital Des?gn: A Handbook of Blark 
Magic, PrenLice Hall PTR, 1993, pp. 3G0. 
[29] M. Skolnik, Radar lwnrlbook, McGraw-Hill Professional. 1990. pp. 111. 
[30] D. Forsyth, .J. F. Kimpel. D.S. Zrnir. n. Ferck, .J. F. Reimmer. T . .J. NC'l\cllis. 
,J. E. Crain, A. M. Shapiro, IL .J. Vogt, R.nd \N. Denner. ·'Progress report on the 
national wcat.l1cr radar Lc:-;Llir.d (pl1asccl array),'. 21st, Intl Con.f. 011 fotrr. Inf. Prnr. 
Sys. (!JPS) for Mc!,r..or., Orran., and l-Jyd1· .. ArnrT Mrtcrw Soc .. 2005, pp. l. 
[~31] Analog Devices, Tnr., Application Note J\N9:35. 
G1 
[32] Analog Devices, Inc., AD9252 DaLa SliecL, nev. A. 
[33] National ScrnicouclucLor, Clock ConcliLio11cr Owner's Manual, Winter 200G. 
[34] Xilinx, DSGl0 SpnrLan-3A DSP FPCA Family: DaLa SheeL. pp. 3G. r-.farch 2009. 
[35] K. Sollins, The TFTP Protocol (Revision 2), IETF RFC 1350. July 1992. 
[36] M. Yeary, W. Zhang, J. Q. Trelewicz, "A computationally efficient decimation 
filler de.-ign for embedded systems," IEEE-IMTC, May 2004. 
[37] Uwe Nieyer-Baese, Digital Signal Processing with Field Programmable Gale Ar-
rays, Springer-Verlab Berlin Heidelgerg, 2001. 
[38] Peter J. Ashenden, The Design Guide lo VHDL, Morgan Kaufmann. San Fran-
cisco, California, 2000. 
[39] Sen M. Kuo and Bob H. Lee, Real-Time Digital Signal Processing. \i\Test Sussex. 
PO 19 1 UD, England, 2001. 
[40] Sanjit K Mitra, Digital Signal Processing, Second Edition. Tata r-.IcGraw-Hill. 
2001. 
[41] Ralf Niemann, Hardware/Software Co-Design for Data Flow Dominated Embedded 
Systems, Kluwer Academic Publishers, P.O. Box 17, 3300 AA Dordrechl. The 
Netherlands, 1998. 
[42] F.J. Taylor, Digital Filter Design Handbook. r-.farcel Dekker. Inc .. ~ye_ 198..Jc. 
[43] R. Jain, P. T. Yang, and T. Yoshino, "FIRGEN: A computer-aided design sYstem 
for high performance FIR filter integrated circuits", IEEE Trans. Signal Processing. 
vol. 39, pp. 1655-1668, July 1991. 
[44] R. A. Hawley et al., "Design techniques for silicon compiler implementations of 
high-speed FIR digital filters", IEEE J. Solid-Slate Circuits. vol. 31. pp. 656-667. 
May 1996. 
APPENDIX A: VHDL DESERIALIZER CODE FOR THE EIGHT 
CHANNEL DIGITAL RECEIVER 
The following code instantiates one deserializer module with relationally-placed flip 
flops to achieve the smallest possible signal delays between logic slices. The code 
expects a serial clock and bitstreams of the sampled even and odd data bits and frame 
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Description: Deserializes a DDR serial input signal into a 









entity deserial is port ( 
reset IN slv01; 
clkin IN slv01; 
clkin_z IN slv01; 
Synchronous reset 
DDR clock (2 bits/period) 
Inverted DOR clock (2 bits/period) 
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serfrm even IN slv01; Frame clock (14 bits/period), 
captured on falling edge clkin 
serfrm odd IN slv01; Frame clock (14 bits/period), 
captured on rising edge clkin 
datain even IN slv01; Serial input data, captured 
on clkin_z (even bits) 
datain odd IN slv01; Serial input data, 
captured on clkin (odd bits) 
dataout OUT slv14; De serialized data OUT 
datavalid OUT slv01 Toggles when new word is ready 
) ; 
end deserial; 
architecture deserial_arch of deserial is 
Flip Flop Layout: 
(siX serial input FFs, oXY 
oe = output enable FFs, dv 
output bits X&Y, 
data valid FFs) 
Two FFs are available per slice (each (X,Y) coordinate) 
«TOP OF FPGA» 
3 lsiOlsi1lsi2lsi3lsi4I 
2 lsi5lsi6lsi7lsi8lf01ldv 




X - - > 
1 2 3 4 5 
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signal datain_qe slvO9; Even bits shift register 
signal datain_qo slvO9; Odd bits shift register 
signal frmin_q slvO1; Delayed frame clock 
signal frmin_qz slvO1; Delayed frame clock 
signal frmin_qq slvO1; Delayed frame clock 
signal oe slvO1; Clock enable for output bits 
signal oe d slvO1; Combinational pre-registered CE 
signal frmshift slvO3; Shift register for frame clock 
signal dv_toggle slvO1; Toggled data_valid 
signal datavalid_ tog_i slvO1; Combinational feedback buffer 
attribute rloc string; 
-- Even bit FF locations 
attribute rloc of fdr eO label is "xOy3"; 
attribute rloc of fdr el label is "x1y3"; 
attribute rloc of fdr e2 label is "x2y3"; 
attribute rloc of fdr e3 label is "x3y3"; 
attribute rloc of fdr e4 label is "x4y3"; 
attribute rloc of fdr e5 label is "xOy2"; 
attribute rloc of fdr e6 label is "x1y2"; 
attribute rloc of fdr e7 label is "x2y2"; 
attribute rloc of fdr e8 label is "x3y2"; 
-- Odd bit FF locations 
attribute rloc of fdr oO label is "xOy3"; 
attribute rloc of fdr ol label is "x1y3"; 
attribute rloc of fdr o2 label is "x2y3"; 
attribute rloc of fdr o3 label is "x3y3"; 
(i7 
attribute rloc of fdr o4 label is "x4y3"; 
attribute rloc of fdr o5 label is 11x0y2"; 
attribute rloc of fdr 06 label is 11x1y2"; 
attribute rloc of fdr o7 label is 11x2y2"; 
attribute rloc of fdr 08 label is 11x3y2 11 ; 
-- Framing clock FF locations 
attribute rloc of fdr_fqO label is "x4y2"; 
attribute rloc of fdr_fql label is "x4y2"; 
attribute rloc of fdr_fq2 label is "x2y1"; 
-- Frameclock shift FF locations 
attribute rloc of fdr dvO 
attribute rloc of fdr dv 
-- Output FF locations 
attribute rloc of fdre doO 
attribute rloc of fdre dol 
attribute rloc of fdre do2 
attribute rloc of fdre do3 
attribute rloc of fdre do4 
attribute rloc of fdre do5 
attribute rloc of fdre do6 
attribute rloc of fdre do7 
attribute rloc of fdre do8 
attribute rloc of fdre do9 
attribute rloc of fdre do10 
attribute rloc of fdre doll 
attribute rloc of fdre do12 
label is 11x5y2"; 
label is 11x5y2 11 ; 
label is 11X3y1 II; 
label is 11x3y1 11 ; 
label is "x4y1 11 ; 
label is 11x4y1"; 
label is 11X5y1 II; 
label is 11X5y1 II; 
label is 11xly0 11 ; 
label is 11xly0 11 ; 
label is 11x2y0 11 ; 
label is 11x2y0 11 ; 
label is 11x3y0 11 ; 
label is 11x3y0 11 ; 
label is 11x4y0 11 ; 
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attribute rloc of fdre do13 label is "x4y0"; 
attribute s: string; -- Save net (Do not optimize away) 
attribute s of serfrm odd signal is "yes"; 
attribute s of serfrm even signal is "yes"; 
attribute s of oe signal is "yes"; 
attribute s of reset signal is "yes"; 
BEGIN 
-- Odd bit FFs 
fdr _oO fdr port map (c => clkin_z, r => reset, 
d => datain_odd, q => datain_qo(O)); 
fdr ol fdr port map (c => clkin_z, r => reset, 
d => datain_qo(O), q => datain_qo ( 1)) ; 
fdr o2 fdr port map (c => clkin_z, r => reset, 
d => datain_qo (1), q => datain_qo(2)); 
fdr o3 fdr port map (c => clkin_z, r => reset, 
d => datain_qo(2), q => datain_qo(3)); 
fdr o4 fdr port map (c => clkin_z, r => reset, 
d => datain_qo(3), q => datain_qo(4)); 
fdr o5 fdr port map (c => clkin_z, r => reset, 
d => datain_qo(4), q => datain_qo(5)); 
fdr 06 fdr port map (c => clkin_z, r => reset, 
d => datain_qo(5), q => datain_qo(6)); 
fdr o7 fdr port map (c => clkin_z, r => reset, 
d => datain_qo(6), q => datain_qo(7)); 
fdr 08 fdr port map (c => clkin_z, r => reset, 
d => datain_qo (7) , q => datain_qo(8)); 
GD 
-- Even bit FFs 
fdr _eO fdr port map (c => clkin_z, r => reset, 
d => datain _even, q => datain_qe(O)); 
fdr e1 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(O), q => datain_qe(1)); 
fdr e2 fdr port map (c => clkin_z, r => reset, 
d => datain_qe (1), q => datain_qe(2)); 
fdr e3 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(2), q => datain_qe(3)); 
fdr e4 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(3), q => datain_qe(4)); 
fdr e5 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(4), q => datain_qe(5)); 
fdr e6 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(5), q => datain_qe(6)); 
fdr e7 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(6), q => datain_qe (7)) ; 
fdr e8 fdr port map (c => clkin_z, r => reset, 
d => datain_qe(7), q => datain_qe(8)); 
-- Frame Clock FFs 
fdr_fqO : fdr port map (c => clkin_z, r => reset, 
d => serfrm_even, q => frmin_q); 
frmin_qz <= NOT frmin_q; 
fdr_fq1 fdr port map (c => clkin_z, r => reset, 
d => frmin_qz, q => frmin_qq); 
oe_d <= frmin_qq AND frmin_q; 
fdr_fq2 : fdr port map (c => clkin_z, r => reset, 
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d => oe_d, q => oe); 
-- Data Valid FFs 
fdr_dvO : fdr port map (c => clkin_z, r => reset, 
d => serfrm_odd, q => frmshift(O)); 
fdr dv fdr port map (c => clkin_z, r => reset, 
d => dv_toggle, q => datavalid_tog_i 
datavalid <= datavalid_tog_i; 
dv_toggle <= datavalid_tog_i XOR oe; 
-- Output FFs 
fdre doO fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe(2), q => dataout(O)); 
fdre do1 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qo(2), q => dataout (1)) ; 
fdre do2 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe(3), q => dataout(2)); 
fdre do3 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qo(3), q => dataout(3)); 
fdre do4 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe(4), q => dataout(4)); 
fdre do5 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qo(4), q => dataout(5)); 
fdre do6 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe(5), q => dataout(6)); 
fdre do7 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qo(5), q => dataout (7)) ; 
fdre do8 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe(6), q => dataout(8)); 
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fdre do9 fdre port map (c => clkin _Z, r => reset, ce => oe, 
d => datain_qo (6), q => dataout(9)); 
fdre dolO fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe (7) , q => dataout (10)); 
fdre doll fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qo (7) , q => dataout(ll)); 
fdre do12 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qe(8), q => dataout (12)) ; 
fdre do13 fdre port map (c => clkin_z, r => reset, ce => oe, 
d => datain_qo(8), q => dataout(13)); 
end deserial_arch; 
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APPENDIX B: VHDL IN-PHASE AND QUADRATURE MIXI G 
AND DECIMATION FILTERING CODE FOR THE EIGHT CHANNEL 
DIGITAL RECEIVER 
The following code instanliales lwo deserializer modules and one 160 MHz decimation 
filler. The deserialized dala is mixed inlo in-phase and quadrature componenls or 
passed straight through to the decimation filler based on an external signal. After 
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Deserializes, separates into I and Q, filters, 



















































Primary logic clock 
Global reset (active HIGH) 
Serial reset (active HIGH) 
DOR clock (1 period= 2 bits) 
DOR clock (1 period 2 bits) 
40MHz serial frame clock 
falling edge captured 
40MHz serial frame clock 
r1s1ng edge captured 
Serial input data (even bits) 
Serial input data (odd bits) 
Current filter coefficient set 
Deserialized data out 
Signals new data word ready 
Current output channel 
HIGH when error detected 
HIGH when threshold exceeded 
ARCHITECTURE IQ_2Channel_Arch OF IQ_2Channel IS 
COMPONENT deserial 
PORT ( 
reset IN slvOl; Synchronous reset 
clkin IN slvOl; DOR clock (2 bits/period) 
clkin z IN slvOl; Inverted DOR clock (2 bits/period) 
serfrm even IN slvOl; Frame clock (14 bits/period), 
captured on falling edge clkin 
serfrm odd IN slvOl; Frame clock (14 bits/period), 
captured on rising edge clkin 
datain even IN slvOl; Serial input data, captured 
on clkin_z (even bits) 
datain odd IN slvOl; Serial input data, 
captured on clkin (odd bits) 
dataout OUT slv14; Deserialized data OUT 
datavalid OUT slvOl Toggles when new word is ready 
) ; 
END COMPONENT; 
COMPONENT Filt_2chan IS 
PORT ( 
rfd OUT slvOl; 
rdy OUT slvOl; 
elk IN slvOl; 
sclr IN slvOl; 
din IN slvl4; 
filter sel IN STD LOGIC VECTOR ( 0 DOWNTO ); 
dout OUT slv14; 
data valid OUT slvOl; 
chan 1n OUT slv02; 




TYPE mixer_stage IS ARRAY (1 DOWNTO 0) OF slv02; 
TYPE shiftreg8 IS ARRAY (1 DOWNTO 0) OF slv08; 
TYPE channeldata IS ARRAY (1 DOWNTO 0) OF slv14; 
SIGNAL rfd 
SIGNAL filtdatain 




SIGNAL chanactive shft 
SIGNAL filtchansel 











-- 160MHz 4-channel filter 
slv01; Filter ready for data 
slv14; Filter data input 
channeldata; I data samples 
channeldata; Q data samples 
channeldata; Deserializer output 
slv02; -- Deserializer data valid 
shiftreg8; -- Activity shift register 
slv02; -- Filter channel selection 








channeldata; -- Synchronized data 
slv02; -- Update filter input signals 
7G 
Filter! : Filt_2chan 










chan_in(1 DOWNTO 0) 











-- Filter coefficient selection synchronizer 
PROCESS (clk160mhz) 
BEGIN 
IF rising_edge(clk160mhz) THEN 
IF reset= '1' THEN 
filter_sel_q <= '0'; 
filter_sel_qq <= '0'; 
iqactive_q <= '0'; 
iqactive_qq <= '0'; 
chanerr <= "00"; 
ELSE 
iqactive_q <= iqactive; 
iqactive_qq <= iqactive_q; 
filter_sel_q <= filter_sel; 





-- Multiplex input to filter as requested 
filtdatain <= filt_i (0) WHEN filtchansel 
filt_q (0) WHEN filtchansel 
filt_i (1) WHEN filtchansel 
filt_q (1) WHEN filtchansel 
= 1100 11 ELSE Channel 
1101 11 ELSE Channel 
11 10 11 ELSE Channel 
"11"; Channel 
-- Update each filter input channel in sequence 
filtdata_update(O) <= '1' WHEN filtchansel 
filtdata_update(l) <= '1' WHEN filtchansel 
deserial_reg_gen: FOR i IN 1 DOWNTO  GENERATE 
-- Deserializer 
deserial_inst: deserial 
PORT MAP ( 
reset => 
clkin => 
clkin z => 
serfrm_even => 
serfrm_ odd => 















1101 11 ELSE ' 0' ; 





-- Quadrature and channel administration process 
PROCESS (clk160mhz) 
BEGIN 
IF rising_edge(clk160mhz) THEN 
IF reset= '1' THEN -- Synchronous reset 
filt_i(i) <=(OTHERS=> '0'); 
filt_q(i) <=(OTHERS=> '0'); 
chanactive(i) <= '0'; 
chanactive_shft(i) <=(OTHERS=> '0'); 
mix_select (i) <= "00"; 
ELSIF filtdata_update(i) = '1' THEN 
Quadrature Processing: 
Sample Number--> 
0 1 2 3 
I I Data 0 IData_zl 0 
Q 0 I Data O IData_zl 
IF iqactive_qq = '0' THEN 
filt_i(i) <= adcdata(i); 
filt_q(i) <= adcdata(i); 
ELSE 
CASE mix_select(i) IS 
WHEN "00" => 
filt_i(i) <= adcdata{i); 
filt_q(i) <= ZER014; 





filt_i (i) <= ZER014; 
filt_q (i) <= adcdata(i); 
WHEN "10" => 
filt_i (i) <= NOT (adcdata(i)) + 1· ' 
filt_q(i) <= ZER014; 
WHEN "11" => 
filt_i (i) <= ZER014; 
filt_q (i) <= NOT (adcdata(i)) + 1. ' 
WHEN OTHERS => 
END CASE; 
END IF; 
mix_select(i) <= mix_select(i) + 1; 
Activity detection for signed input data 
IF (signed(adcdata(i)) >= threshold) OR 
(signed(adcdata(i)) <= -threshold) THEN 
chanactive_shft(i) <= 
chanactive_shft(i)(6 DOWNTO 0) & '1'; 
ELSE 
chanactive_shft(i) <= 
chanactive_shft(i)(6 DOWNTO 0) & '0'; 
END IF; 




IF rising_edge(clk160mhz) THEN 
IF reset= '1' THEN 
serdatavalid_q(i) <= '0'; 
serdatavalid_qq(i) <= '0'; 
serdatavalid_pulse(i) <= '0'; 
adcdata(i) <=(OTHERS=> '0'); 
ELSE 
serdatavalid_q(i) <= serdatavalid(i); 
serdatavalid_qq(i) <= serdatavalid_q(i); 
serdatavalid_pulse(i) <= serdatavalid_qq(i) 
XOR serdatavalid_q(i); 
IF serdatavalid_pulse(i) = '1' THEN 





END GENERATE deserial_reg_gen; 
END IQ_2Channel_Arch; 
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